MILITARY FIFO 915

Reset All
Part RoHS Manufacturer Memory IC Type Temperature Grade No. of Terminals Package Code Package Shape Total Dose (V) Package Body Material Surface Mount Cycle Time No. of Functions Technology Screening Level Terminal Form Parallel or Serial Operating Mode Maximum Supply Current No. of Words Nominal Supply Voltage / Vsup (V) Power Supplies (V) Memory Width Package Style (Meter) Package Equivalence Code Alternate Memory Width Sub-Category Terminal Pitch Maximum Operating Temperature Output Characteristics Organization No. of Words Code Minimum Operating Temperature Terminal Finish Terminal Position JESD-30 Code Moisture Sensitivity Level (MSL) Maximum Supply Voltage (Vsup) Maximum Seated Height Maximum Clock Frequency (fCLK) Width Qualification Memory Density Minimum Supply Voltage (Vsup) Additional Features JESD-609 Code Maximum Time At Peak Reflow Temperature (s) Peak Reflow Temperature (C) Output Enable Maximum Standby Current Length Maximum Access Time

5962-8866906XX

Micron Technology

MILITARY

28

DIP

RECTANGULAR

CERAMIC, GLASS-SEALED

NO

30 ns

1

CMOS

THROUGH-HOLE

PARALLEL

ASYNCHRONOUS

2048 words

5

9

IN-LINE

2.54 mm

125 Cel

2KX9

2K

-55 Cel

DUAL

R-GDIP-T28

5.5 V

5.08 mm

7.62 mm

Not Qualified

18432 bit

4.5 V

RETRANSMIT

NO

37.1475 mm

20 ns

5962-8866905XX

Micron Technology

MILITARY

28

DIP

RECTANGULAR

CERAMIC, GLASS-SEALED

NO

40 ns

1

CMOS

THROUGH-HOLE

PARALLEL

ASYNCHRONOUS

2048 words

5

9

IN-LINE

2.54 mm

125 Cel

2KX9

2K

-55 Cel

DUAL

R-GDIP-T28

5.5 V

5.08 mm

7.62 mm

Not Qualified

18432 bit

4.5 V

RETRANSMIT

NO

37.1475 mm

30 ns

5962-8866905UX

Micron Technology

MILITARY

28

DFP

RECTANGULAR

CERAMIC, GLASS-SEALED

YES

40 ns

1

CMOS

FLAT

PARALLEL

ASYNCHRONOUS

2048 words

5

9

FLATPACK

1.27 mm

125 Cel

2KX9

2K

-55 Cel

TIN LEAD

DUAL

R-GDFP-F28

5.5 V

2.286 mm

9.144 mm

Not Qualified

18432 bit

4.5 V

RETRANSMIT

e0

NO

18.288 mm

30 ns

FIFO

FIFO, or First-In, First-Out, is a type of digital circuit that is used in computer systems and digital devices to manage the flow of data. A FIFO circuit stores data in a buffer and retrieves the data in the same order in which it was received, with the first data received being the first data to be retrieved.

FIFO circuits are used in many applications where data needs to be stored and retrieved in a specific order, such as in data communication systems, disk drives, and multimedia devices. For example, in a data communication system, a FIFO circuit can be used to store incoming data packets in a buffer and retrieve them in the order in which they were received, ensuring that the data is processed correctly and in a timely manner.

FIFO circuits are typically implemented using a combination of flip-flops, multiplexers, and control logic. The control logic manages the input and output of data to the FIFO buffer and ensures that the data is stored and retrieved in the correct order.

One of the advantages of using a FIFO circuit is that it provides a simple and efficient way to manage the flow of data. FIFO circuits are easy to implement and can handle large amounts of data. They can also be used in conjunction with other types of digital circuits to implement more complex data processing algorithms.