Cypress Semiconductor Programmable Logic Devices (PLD) 55

Reset All

Part	Manufacturer	Programmable IC Type	Grading Of Temperature	Form Of Terminal	No. of Terminals	Package Code	Package Shape	Package Body Material	Propagation Delay	Surface Mount	Maximum Supply Voltage	Technology Used	Screening Level	No. of Inputs	Architecture	Nominal Supply Voltage (V)	Power Supplies (V)	Package Style (Meter)	Package Equivalence Code	Sub-Category	Output Function	Minimum Supply Voltage	No. of Product Terms	Pitch Of Terminal	Maximum Operating Temperature	Organization	No. of Dedicated Inputs	Minimum Operating Temperature	Finishing Of Terminal Used	Position Of Terminal	JESD-30 Code	Maximum Seated Height	Width	Qualification	Additional Features	JESD-609 Code	Maximum Clock Frequency	No. of Outputs	Length	No. of I/O Lines
PALC22V10D-15KMB	Cypress Semiconductor	Flash PLD	Military	Flat	24	DFP	Rectangular	Ceramic, Glass-Sealed	15 ns	Yes	5.5 V	CMOS	38535Q/M;38534H;883B	22	PAL-TYPE	5	5 V	Flatpack	FL24,.4	Programmable Logic Devices	Macrocell	4.5 V	132	1.27 mm	125 °C (257 °F)	11 Dedicated Inputs, 10 I/O	11	-55 °C (-67 °F)	Tin Lead	Dual	R-GDFP-F24			No	10 Macrocells; 1 External Clock; Shared Input/Clock; Variable Product Terms	e0	50 MHz	10		10
PALCE16V8-10DMB	Cypress Semiconductor	Flash PLD	Military	Through-Hole	20	DIP	Rectangular	Ceramic, Glass-Sealed	10 ns	No	5.5 V	CMOS	38535Q/M;38534H;883B	18	PAL-TYPE	5	5 V	In-Line	DIP20,.3	Programmable Logic Devices	Macrocell	4.5 V	64	2.54 mm	125 °C (257 °F)	8 Dedicated Inputs, 8 I/O	8	-55 °C (-67 °F)	Tin Lead	Dual	R-GDIP-T20	5.08 mm	7.62 mm	No	8 Macrocells; 1 External Clock; Shared Input/Clock; Power-Up Reset	e0	58 MHz	8	24.13 mm	8
PALCE16V8-15PC	Cypress Semiconductor	Flash PLD	Commercial Extended	Through-Hole	20	DIP	Rectangular	Plastic/Epoxy	15 ns	No	5.25 V	CMOS		18	PAL-TYPE	5	5 V	In-Line	DIP20,.3	Programmable Logic Devices	Macrocell	4.75 V	64	2.54 mm	75 °C (167 °F)	8 Dedicated Inputs, 8 I/O	8	0 °C (32 °F)	Tin Lead	Dual	R-PDIP-T20	4.826 mm	7.62 mm	No	8 Macrocells; 1 External Clock; Shared Input/Clock; Power-Up Reset	e0	45.5 MHz	8	25.527 mm	8
PALCE20V8-15PC	Cypress Semiconductor	Flash PLD	Commercial Extended	Through-Hole	24	DIP	Rectangular	Plastic/Epoxy	15 ns	No	5.25 V	CMOS		20	PAL-TYPE	5	5 V	In-Line	DIP24,.3	Programmable Logic Devices	Macrocell	4.75 V	64	2.54 mm	75 °C (167 °F)	12 Dedicated Inputs, 8 I/O	12	0 °C (32 °F)	Tin Lead	Dual	R-PDIP-T24	4.826 mm	7.62 mm	No	8 Macrocells; 1 External Clock; Shared Input/Clock	e0	45.5 MHz	8	31.75 mm	8
PALCE22V10-15KMB	Cypress Semiconductor	Flash PLD	Military	Flat	24	DFP	Rectangular	Ceramic, Glass-Sealed	15 ns	Yes	5.5 V	CMOS	38535Q/M;38534H;883B	22	PAL-TYPE	5	5 V	Flatpack	FL24,.4	Programmable Logic Devices	Macrocell	4.5 V	132	1.27 mm	125 °C (257 °F)	11 Dedicated Inputs, 10 I/O	11	-55 °C (-67 °F)	Tin Lead	Dual	R-GDFP-F24	2.286 mm	9.652 mm	No	10 Macrocells; 1 External Clock; Shared Input/Clock; Variable Product Terms	e0	50 MHz	10	15.367 mm	10
PALCE22V10-5PC	Cypress Semiconductor	Flash PLD	Commercial Extended	Through-Hole	24	DIP	Rectangular	Plastic/Epoxy	5 ns	No	5.25 V	CMOS		22	PAL-TYPE	5	5 V	In-Line	DIP24,.3	Programmable Logic Devices	Macrocell	4.75 V	132	2.54 mm	75 °C (167 °F)	11 Dedicated Inputs, 10 I/O	11	0 °C (32 °F)	Tin Lead	Dual	R-PDIP-T24	4.826 mm	7.62 mm	No	10 Macrocells; 1 External Clock; Shared Input/Clock; Variable Product Terms	e0	143 MHz	10	30.099 mm	10
PLDC20RA10-15JCT	Cypress Semiconductor	OT PLD	Commercial Extended	J Bend	28	QCCJ	Square	Plastic/Epoxy	15 ns	Yes	5.5 V	CMOS				5		Chip Carrier			Macrocell	4.5 V			75 °C (167 °F)	10 Dedicated Inputs, 10 I/O	10	0 °C (32 °F)		Quad	S-PQCC-J28			No	Asynchronous Registered; 10 Macrocells; Register Preload; Power-Up Reset		45.5 MHz			10

Programmable Logic Devices (PLD)

Programmable Logic Devices (PLDs) are digital circuits that are designed to be programmed by the user to perform specific logic functions. They consist of an array of configurable logic blocks (CLBs) that can be programmed to perform any digital function, as well as programmable interconnects that allow these blocks to be connected in any way the designer wishes. This makes PLDs highly versatile and customizable, and they are often used in applications where a high degree of flexibility and performance is required.

PLDs are programmed using specialized software tools that allow the designer to specify the logic functions and interconnects that are required for a particular application. This process is known as synthesis and involves translating the high-level design into a format that can be implemented on the PLD hardware. The resulting configuration data is then loaded onto the PLD, allowing it to perform the desired logic functions.

PLDs are used in a wide range of applications, including digital signal processing, computer networking, and high-performance computing. They offer a number of advantages over traditional fixed-function digital circuits, including the ability to be reprogrammed in the field, lower development costs, and faster time-to-market. However, they also have some disadvantages, including higher power consumption and lower performance compared to custom-designed digital circuits.