
Image shown is a representation only.
Manufacturer | Altera |
---|---|
Manufacturer's Part Number | EPF10K50GC403-4 |
Description | LOADABLE PLD; Grading Of Temperature: COMMERCIAL; Form Of Terminal: PIN/PEG; No. of Terminals: 403; Package Code: IPGA; Package Shape: SQUARE; |
Datasheet | EPF10K50GC403-4 Datasheet |
In Stock | 276 |
NAME | DESCRIPTION |
---|---|
Minimum Supply Voltage: | 4.75 V |
Package Body Material: | Ceramic, Metal-Sealed Cofired |
Propagation Delay: | 0.6 ns |
Organization: | 4 Dedicated Inputs, 310 I/O |
Maximum Seated Height: | 5.026 mm |
No. of Inputs: | 310 |
Sub-Category: | Field Programmable Gate Arrays |
Surface Mount: | No |
No. of Outputs: | 310 |
Position Of Terminal: | Perpendicular |
No. of Terminals: | 403 |
No. of I/O Lines: | 310 |
Package Style (Meter): | Grid Array, Interstitial Pitch |
JESD-30 Code: | S-CPGA-P403 |
Maximum Clock Frequency: | 62.89 MHz |
Package Shape: | Square |
Maximum Operating Temperature: | 70 °C (158 °F) |
Package Code: | IPGA |
Width: | 49.78 mm |
No. of Dedicated Inputs: | 4 |
Moisture Sensitivity Level (MSL): | 1 |
Grading Of Temperature: | Commercial |
Programmable IC Type: | Loadable PLD |
Maximum Supply Voltage: | 5.25 V |
Nominal Supply Voltage (V): | 5 |
Technology Used: | CMOS |
No. of Logic Cells: | 2880 |
JESD-609 Code: | e0 |
Minimum Operating Temperature: | 0 °C (32 °F) |
Qualification: | No |
Package Equivalence Code: | SPGA403M,37X37 |
Finishing Of Terminal Used: | Tin Lead |
Length: | 49.78 mm |
Form Of Terminal: | Pin/Peg |
Additional Features: | 2880 Logic elements; Configurable I/O operation with 3.3 V or 5 V |
Output Function: | Registered |
Pitch Of Terminal: | 2.54 mm |
Peak Reflow Temperature (C): | 220 °C (428 °F) |
Power Supplies (V): | 3.3/5,5 V |