Image shown is a representation only.
| Manufacturer | Altera |
|---|---|
| Manufacturer's Part Number | EPM5128GI |
| Description | UV PLD; Grading Of Temperature: INDUSTRIAL; Form Of Terminal: PIN/PEG; No. of Terminals: 68; Package Code: PGA; Package Shape: SQUARE; |
| Datasheet | EPM5128GI Datasheet |
| In Stock | 390 |
| NAME | DESCRIPTION |
|---|---|
| Minimum Supply Voltage: | 4.5 V |
| Package Body Material: | Ceramic, Metal-Sealed Cofired |
| Propagation Delay: | 55 ns |
| Organization: | 7 Dedicated Inputs, 52 I/O |
| Sub-Category: | Programmable Logic Devices |
| Surface Mount: | No |
| Position Of Terminal: | Perpendicular |
| No. of Terminals: | 68 |
| JTAG Boundary Scan Test: | No |
| No. of I/O Lines: | 52 |
| Package Style (Meter): | Grid Array |
| JESD-30 Code: | S-CPGA-P68 |
| Maximum Clock Frequency: | 33.3 MHz |
| Package Shape: | Square |
| Maximum Operating Temperature: | 85 °C (185 °F) |
| Package Code: | PGA |
| No. of Dedicated Inputs: | 7 |
| Moisture Sensitivity Level (MSL): | 1 |
| Grading Of Temperature: | Industrial |
| Programmable IC Type: | UV PLD |
| Maximum Supply Voltage: | 5.5 V |
| Nominal Supply Voltage (V): | 5 |
| Technology Used: | CMOS |
| JESD-609 Code: | e0 |
| Minimum Operating Temperature: | -40 °C (-40 °F) |
| Qualification: | No |
| Package Equivalence Code: | PGA68,11X11 |
| Finishing Of Terminal Used: | Tin Lead |
| Form Of Terminal: | Pin/Peg |
| In-System Programmable: | No |
| Additional Features: | Labs interconnected by PIA; 8 Labs; 128 Macrocells; 1 External Clock; Shared Input/Clock |
| Output Function: | Macrocell |
| Pitch Of Terminal: | 2.54 mm |
| Peak Reflow Temperature (C): | 220 °C (428 °F) |
| No. of Macro Cells: | 128 |
| Power Supplies (V): | 5 V |









