Image shown is a representation only.
| Manufacturer | Altera |
|---|---|
| Manufacturer's Part Number | EPM5128LC68-2 |
| Description | OT PLD; Grading Of Temperature: COMMERCIAL; Form Of Terminal: J BEND; No. of Terminals: 68; Package Code: QCCJ; Package Shape: SQUARE; |
| Datasheet | EPM5128LC68-2 Datasheet |
| In Stock | 611 |
| NAME | DESCRIPTION |
|---|---|
| Minimum Supply Voltage: | 4.75 V |
| Package Body Material: | Plastic/Epoxy |
| Propagation Delay: | 45 ns |
| Organization: | 7 Dedicated Inputs, 52 I/O |
| Maximum Seated Height: | 5.08 mm |
| Sub-Category: | Programmable Logic Devices |
| Surface Mount: | Yes |
| Position Of Terminal: | Quad |
| No. of Terminals: | 68 |
| JTAG Boundary Scan Test: | No |
| No. of I/O Lines: | 52 |
| Package Style (Meter): | Chip Carrier |
| JESD-30 Code: | S-PQCC-J68 |
| Maximum Clock Frequency: | 40 MHz |
| Package Shape: | Square |
| Maximum Operating Temperature: | 70 °C (158 °F) |
| Package Code: | QCCJ |
| Width: | 24.23 mm |
| No. of Dedicated Inputs: | 7 |
| Grading Of Temperature: | Commercial |
| Programmable IC Type: | OT PLD |
| Maximum Supply Voltage: | 5.25 V |
| Nominal Supply Voltage (V): | 5 |
| Technology Used: | CMOS |
| JESD-609 Code: | e0 |
| Minimum Operating Temperature: | 0 °C (32 °F) |
| Qualification: | No |
| Package Equivalence Code: | LDCC68,1.0SQ |
| Finishing Of Terminal Used: | Tin Lead |
| Length: | 24.23 mm |
| Form Of Terminal: | J Bend |
| In-System Programmable: | No |
| Additional Features: | 128 Macrocells; Shared Input/Clock; Shared Product Terms |
| Output Function: | Macrocell |
| Pitch Of Terminal: | 1.27 mm |
| Peak Reflow Temperature (C): | 220 °C (428 °F) |
| No. of Macro Cells: | 128 |
| Power Supplies (V): | 5 V |








