Image shown is a representation only.
| Manufacturer | Atmel |
|---|---|
| Manufacturer's Part Number | ATXMEGA128D3-MHR |
| Description | MICROCONTROLLER, RISC; Temperature Grade: INDUSTRIAL; Terminal Form: NO LEAD; No. of Terminals: 64; Package Code: HVQCCN; Package Shape: SQUARE; |
| Datasheet | ATXMEGA128D3-MHR Datasheet |
| In Stock | 6,984 |
| NAME | DESCRIPTION |
|---|---|
| Minimum Supply Voltage: | 1.6 V |
| Package Body Material: | UNSPECIFIED |
| Nominal Supply Voltage: | 1.8 V |
| Maximum Seated Height: | 1 mm |
| Sub-Category: | Microcontrollers |
| Surface Mount: | YES |
| Maximum Supply Current: | 18 mA |
| Terminal Finish: | NICKEL PALLADIUM GOLD |
| ADC Channels: | YES |
| No. of Terminals: | 64 |
| DMA Channels: | NO |
| Terminal Position: | QUAD |
| Package Style (Meter): | CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE |
| No. of I/O Lines: | 50 |
| Address Bus Width: | 0 |
| Technology: | CMOS |
| JESD-30 Code: | S-XQCC-N64 |
| Maximum Clock Frequency: | 32 MHz |
| Package Shape: | SQUARE |
| ROM Words: | 65536 |
| Terminal Form: | NO LEAD |
| Maximum Operating Temperature: | 85 Cel |
| Package Code: | HVQCCN |
| Width: | 9 mm |
| Other Names: |
ATXMEGA128D3-MHRDKR ATXMEGA128D3-MHRTR ATXMEGA128D3MHR ATXMEGA128D3-MHR-ND ATXMEGA128D3-MHRCT |
| Data EEPROM Size: | 2K |
| Speed: | 32 rpm |
| Peripheral IC Type: | MICROCONTROLLER, RISC |
| Maximum Supply Voltage: | 3.6 V |
| RAM Bytes: | 8192 |
| External Data Bus Width: | 0 |
| Peripherals: | BOD, COMPARATOR(2), POR, RTC, TIMER(5), WDT |
| Bit Size: | 16 |
| DAC Channels: | NO |
| JESD-609 Code: | e4 |
| Minimum Operating Temperature: | -40 Cel |
| Qualification: | Not Qualified |
| Package Equivalence Code: | LCC64,.35SQ,20 |
| Length: | 9 mm |
| PWM Channels: | YES |
| On Chip Program ROM Width: | 16 |
| Connectivity: | SPI(2), TWI(2), USART(3) |
| ROM Programmability: | FLASH |
| Analog To Digital Convertors: | 16-Ch 12-Bit |
| Terminal Pitch: | .5 mm |
| Temperature Grade: | INDUSTRIAL |
| Power Supplies (V): | 1.8/3.3 |
| CPU Family: | AVR RISC |









