
Image shown is a representation only.
Manufacturer | Lattice Semiconductor |
---|---|
Manufacturer's Part Number | LC4256ZE-7MN144I |
Description | EE PLD; Form Of Terminal: BALL; No. of Terminals: 144; Package Code: TFBGA; Package Shape: SQUARE; Length: 7 mm; |
Datasheet | LC4256ZE-7MN144I Datasheet |
NAME | DESCRIPTION |
---|---|
Minimum Supply Voltage: | 1.7 V |
Package Body Material: | Plastic/Epoxy |
Propagation Delay: | 7.5 ns |
Organization: | 4 Dedicated Inputs, 108 I/O |
Maximum Time At Peak Reflow Temperature (s): | 40 s |
Maximum Seated Height: | 1.1 mm |
Sub-Category: | Programmable Logic Devices |
Surface Mount: | Yes |
Position Of Terminal: | Bottom |
No. of Terminals: | 144 |
JTAG Boundary Scan Test: | Yes |
No. of I/O Lines: | 108 |
Package Style (Meter): | Grid Array, Thin Profile, Fine Pitch |
JESD-30 Code: | S-PBGA-B144 |
Maximum Clock Frequency: | 111 MHz |
Package Shape: | Square |
Package Code: | TFBGA |
Width: | 7 mm |
No. of Dedicated Inputs: | 4 |
Moisture Sensitivity Level (MSL): | 3 |
Programmable IC Type: | EE PLD |
Maximum Supply Voltage: | 1.9 V |
Nominal Supply Voltage (V): | 1.8 |
Technology Used: | CMOS |
JESD-609 Code: | e1 |
Qualification: | No |
Package Equivalence Code: | BGA144,12X12,20 |
Finishing Of Terminal Used: | Tin Silver Copper |
Length: | 7 mm |
Form Of Terminal: | Ball |
In-System Programmable: | Yes |
Output Function: | Macrocell |
Pitch Of Terminal: | .5 mm |
Peak Reflow Temperature (C): | 260 °C (500 °F) |
No. of Macro Cells: | 256 |
Power Supplies (V): | 1.8 V |