Image shown is a representation only.
| Manufacturer | Renesas Electronics |
|---|---|
| Manufacturer's Part Number | UPD72291R-20 |
| Description | MATH PROCESSOR, COPROCESSOR; Terminal Form: PIN/PEG; No. of Terminals: 68; Package Code: PGA; Package Shape: SQUARE; JESD-609 Code: e0; |
| Datasheet | UPD72291R-20 Datasheet |
| NAME | DESCRIPTION |
|---|---|
| Minimum Supply Voltage: | 4.75 V |
| Package Body Material: | CERAMIC |
| Peripheral IC Type: | MATH PROCESSOR, COPROCESSOR |
| Nominal Supply Voltage: | 5 V |
| Maximum Supply Voltage: | 5.25 V |
| Boundary Scan: | NO |
| External Data Bus Width: | 16 |
| Sub-Category: | Math Processors |
| Surface Mount: | NO |
| Terminal Finish: | Tin/Lead (Sn/Pb) |
| JESD-609 Code: | e0 |
| No. of Terminals: | 68 |
| Qualification: | Not Qualified |
| Package Equivalence Code: | PGA68,11X11 |
| Terminal Position: | PERPENDICULAR |
| Package Style (Meter): | GRID ARRAY |
| Address Bus Width: | 5 |
| Technology: | CMOS |
| JESD-30 Code: | S-XPGA-P68 |
| Maximum Clock Frequency: | 20 MHz |
| Package Shape: | SQUARE |
| Terminal Form: | PIN/PEG |
| Package Code: | PGA |
| Terminal Pitch: | 2.54 mm |
