
Image shown is a representation only.
Manufacturer | Xilinx |
---|---|
Manufacturer's Part Number | XC5210-5PG223C |
Description | FIELD PROGRAMMABLE GATE ARRAY; Grading Of Temperature: OTHER; Form Of Terminal: PIN/PEG; No. of Terminals: 223; Package Code: HPGA; Package Shape: SQUARE; |
Datasheet | XC5210-5PG223C Datasheet |
In Stock | 283 |
NAME | DESCRIPTION |
---|---|
Minimum Supply Voltage: | 4.75 V |
Package Body Material: | Ceramic, Metal-Sealed Cofired |
Organization: | 324 CLBS, 10000 Gates |
Maximum Combinatorial Delay of a CLB: | 4.6 ns |
Maximum Seated Height: | 4.318 mm |
No. of Inputs: | 196 |
Sub-Category: | Field Programmable Gate Arrays |
Surface Mount: | No |
No. of Outputs: | 196 |
Position Of Terminal: | Perpendicular |
No. of Terminals: | 223 |
No. of Equivalent Gates: | 10000 |
Package Style (Meter): | Grid Array, Heat Sink/Slug |
JESD-30 Code: | S-CPGA-P223 |
Maximum Clock Frequency: | 83 MHz |
Package Shape: | Square |
Maximum Operating Temperature: | 85 °C (185 °F) |
Package Code: | HPGA |
Width: | 47.244 mm |
Moisture Sensitivity Level (MSL): | 1 |
Grading Of Temperature: | Other |
Programmable IC Type: | FPGA |
Maximum Supply Voltage: | 5.25 V |
Nominal Supply Voltage (V): | 5 |
Technology Used: | CMOS |
No. of Logic Cells: | 324 |
No. of CLBs: | 324 |
JESD-609 Code: | e0 |
Minimum Operating Temperature: | 0 °C (32 °F) |
Qualification: | No |
Package Equivalence Code: | PGA223,18X18 |
Finishing Of Terminal Used: | Tin Lead |
Length: | 47.244 mm |
Form Of Terminal: | Pin/Peg |
Additional Features: | MAX available 16000 Logic gates |
Pitch Of Terminal: | 2.54 mm |
Power Supplies (V): | 5 V |