Image shown is a representation only.
| Manufacturer | Xilinx |
|---|---|
| Manufacturer's Part Number | XCVU31P-3FSVH1924E |
| Description | FIELD PROGRAMMABLE GATE ARRAY; Finishing Of Terminal Used: TIN SILVER COPPER; Moisture Sensitivity Level (MSL): 4; JESD-609 Code: e1; Maximum Time At Peak Reflow Temperature (s): 30; Peak Reflow Temperature (C): 240; |
| Datasheet | XCVU31P-3FSVH1924E Datasheet |
| In Stock | 920 |
| NAME | DESCRIPTION |
|---|---|
| Programmable IC Type: | FPGA |
| Finishing Of Terminal Used: | Tin Silver Copper |
| Maximum Time At Peak Reflow Temperature (s): | 30 s |
| Peak Reflow Temperature (C): | 240 °C (464 °F) |
| JESD-609 Code: | e1 |
| Moisture Sensitivity Level (MSL): | 4 |









