Image shown is a representation only.
| Manufacturer | Altera |
|---|---|
| Manufacturer's Part Number | EPF8820AGI192-4 |
| Description | LOADABLE PLD; Grading Of Temperature: INDUSTRIAL; Form Of Terminal: PIN/PEG; No. of Terminals: 192; Package Code: PGA; Package Shape: SQUARE; |
| Datasheet | EPF8820AGI192-4 Datasheet |
| In Stock | 830 |
| NAME | DESCRIPTION |
|---|---|
| Minimum Supply Voltage: | 4.5 V |
| Package Body Material: | Ceramic, Metal-Sealed Cofired |
| Organization: | 4 Dedicated Inputs, 132 I/O |
| Maximum Seated Height: | 5.43 mm |
| No. of Inputs: | 152 |
| Sub-Category: | Field Programmable Gate Arrays |
| Surface Mount: | No |
| No. of Outputs: | 148 |
| Position Of Terminal: | Perpendicular |
| No. of Terminals: | 192 |
| No. of I/O Lines: | 132 |
| Package Style (Meter): | Grid Array |
| JESD-30 Code: | S-CPGA-P192 |
| Package Shape: | Square |
| Maximum Operating Temperature: | 85 °C (185 °F) |
| Package Code: | PGA |
| Width: | 45.15 mm |
| No. of Dedicated Inputs: | 4 |
| Moisture Sensitivity Level (MSL): | 1 |
| Grading Of Temperature: | Industrial |
| Programmable IC Type: | Loadable PLD |
| Maximum Supply Voltage: | 5.5 V |
| Nominal Supply Voltage (V): | 5 |
| Technology Used: | CMOS |
| No. of Logic Cells: | 672 |
| JESD-609 Code: | e0 |
| Minimum Operating Temperature: | -40 °C (-40 °F) |
| Qualification: | No |
| Package Equivalence Code: | PGA192M,17X17 |
| Finishing Of Terminal Used: | Tin Lead |
| Length: | 45.15 mm |
| Form Of Terminal: | Pin/Peg |
| Additional Features: | 820 Flip Flops; 672 Logic elements; Configurable I/O operation with 3.3 V or 5 V |
| Output Function: | Registered |
| Pitch Of Terminal: | 2.54 mm |
| Peak Reflow Temperature (C): | 220 °C (428 °F) |
| Power Supplies (V): | 3.3/5,5 V |









