Image shown is a representation only.
| Manufacturer | NXP Semiconductors |
|---|---|
| Manufacturer's Part Number | P3C18V8ZIFA |
| Description | UV PLD; Grading Of Temperature: INDUSTRIAL; Form Of Terminal: THROUGH-HOLE; No. of Terminals: 20; Package Code: DIP; Package Shape: RECTANGULAR; |
| Datasheet | P3C18V8ZIFA Datasheet |
| In Stock | 4,863 |
| NAME | DESCRIPTION |
|---|---|
| Minimum Supply Voltage: | 2.7 V |
| Package Body Material: | Ceramic, Glass-Sealed |
| Propagation Delay: | 50 ns |
| Organization: | 8 Dedicated Inputs, 8 I/O |
| Maximum Seated Height: | 5.08 mm |
| Surface Mount: | No |
| Position Of Terminal: | Dual |
| No. of Terminals: | 20 |
| No. of I/O Lines: | 8 |
| Package Style (Meter): | In-Line |
| JESD-30 Code: | R-GDIP-T20 |
| Maximum Clock Frequency: | 17 MHz |
| Package Shape: | Rectangular |
| Maximum Operating Temperature: | 85 °C (185 °F) |
| Package Code: | DIP |
| Width: | 7.62 mm |
| No. of Dedicated Inputs: | 8 |
| Grading Of Temperature: | Industrial |
| Programmable IC Type: | UV PLD |
| Maximum Supply Voltage: | 3.6 V |
| Nominal Supply Voltage (V): | 3.3 |
| Technology Used: | CMOS |
| Minimum Operating Temperature: | -40 °C (-40 °F) |
| Qualification: | No |
| Length: | 24.305 mm |
| Form Of Terminal: | Through-Hole |
| Additional Features: | 8 Macrocells; Register Preload; Power-Up Reset; 1 External Clock; Shared Input/Clock |
| Output Function: | Macrocell |
| Pitch Of Terminal: | 2.54 mm |









