Image shown is a representation only.
| Manufacturer | NXP Semiconductors |
|---|---|
| Manufacturer's Part Number | P3Q20V8-7A |
| Description | OT PLD; Form Of Terminal: J BEND; No. of Terminals: 28; Package Code: QCCJ; Package Shape: SQUARE; Maximum Clock Frequency: 105 MHz; |
| Datasheet | P3Q20V8-7A Datasheet |
| In Stock | 4,680 |
| NAME | DESCRIPTION |
|---|---|
| Minimum Supply Voltage: | 3 V |
| Package Body Material: | Plastic/Epoxy |
| Propagation Delay: | 7.5 ns |
| Organization: | 12 Dedicated Inputs, 9 I/O |
| Maximum Seated Height: | 4.57 mm |
| Surface Mount: | Yes |
| Position Of Terminal: | Quad |
| No. of Terminals: | 28 |
| No. of I/O Lines: | 9 |
| Package Style (Meter): | Chip Carrier |
| JESD-30 Code: | S-PQCC-J28 |
| Maximum Clock Frequency: | 105 MHz |
| Package Shape: | Square |
| Package Code: | QCCJ |
| Width: | 11.505 mm |
| No. of Dedicated Inputs: | 12 |
| Programmable IC Type: | OT PLD |
| Maximum Supply Voltage: | 3.6 V |
| Nominal Supply Voltage (V): | 3.3 |
| Technology Used: | BICMOS |
| Qualification: | No |
| Length: | 11.505 mm |
| Form Of Terminal: | J Bend |
| Additional Features: | 8 Macrocells; 1 External Clock; 5 V compatile Inputs & I/O; Register Preload; Power-up reset |
| Output Function: | Macrocell |
| Pitch Of Terminal: | 1.27 mm |









