Image shown is a representation only.
| Manufacturer | Xilinx |
|---|---|
| Manufacturer's Part Number | XC3042-70PG84MSPC0107 |
| Description | FIELD PROGRAMMABLE GATE ARRAY; Grading Of Temperature: MILITARY; Form Of Terminal: PIN/PEG; No. of Terminals: 84; Package Code: PGA; Package Shape: SQUARE; |
| Datasheet | XC3042-70PG84MSPC0107 Datasheet |
| In Stock | 410 |
| NAME | DESCRIPTION |
|---|---|
| Package Body Material: | Ceramic, Metal-Sealed Cofired |
| Organization: | 144 CLBS, 2000 Gates |
| Maximum Combinatorial Delay of a CLB: | 9 ns |
| Maximum Seated Height: | 4.318 mm |
| Surface Mount: | No |
| Position Of Terminal: | Perpendicular |
| No. of Terminals: | 84 |
| No. of Equivalent Gates: | 2000 |
| Package Style (Meter): | Grid Array |
| JESD-30 Code: | S-CPGA-P84 |
| Maximum Clock Frequency: | 70 MHz |
| Package Shape: | Square |
| Maximum Operating Temperature: | 125 °C (257 °F) |
| Package Code: | PGA |
| Width: | 27.94 mm |
| Grading Of Temperature: | Military |
| Programmable IC Type: | FPGA |
| Nominal Supply Voltage (V): | 5 |
| Technology Used: | CMOS |
| No. of CLBs: | 144 |
| Minimum Operating Temperature: | -55 °C (-67 °F) |
| Qualification: | No |
| Length: | 27.94 mm |
| Form Of Terminal: | Pin/Peg |
| Additional Features: | 480 flip-flops; typical gates = 2000-3000 |
| Pitch Of Terminal: | 2.54 mm |









