IPGA Programmable Logic Devices (PLD) 52

Reset All

Part	Manufacturer	Programmable IC Type	Grading Of Temperature	Form Of Terminal	No. of Terminals	Package Code	Package Shape	Package Body Material	Propagation Delay	No. of Logic Cells	Surface Mount	Maximum Supply Voltage	Technology Used	No. of Inputs	Nominal Supply Voltage (V)	Power Supplies (V)	Package Style (Meter)	Package Equivalence Code	Sub-Category	Output Function	Minimum Supply Voltage	Pitch Of Terminal	Maximum Operating Temperature	Organization	No. of Dedicated Inputs	Minimum Operating Temperature	Finishing Of Terminal Used	Position Of Terminal	JESD-30 Code	Moisture Sensitivity Level (MSL)	Maximum Seated Height	Width	Qualification	Additional Features	JESD-609 Code	Maximum Clock Frequency	No. of Outputs	Peak Reflow Temperature (C)	Length	No. of I/O Lines
EPF10K100GC503-4	Altera	Loadable PLD	Commercial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.7 ns	4992	No	5.25 V	CMOS	406	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 406 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No	4992 Logic elements Configurable I/O operation with 3.3 V or 5 V	e0	49 MHz	406	220 °C (428 °F)	57.4 mm	406
EPF10K50GC403-4	Altera	Loadable PLD	Commercial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.6 ns	2880	No	5.25 V	CMOS	310	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA403M,37X37	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 310 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P403	1	5.026 mm	49.78 mm	No	2880 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e0	62.89 MHz	310	220 °C (428 °F)	49.78 mm	310
EPF10K200SGC599-1	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	9 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	70 °C (158 °F)	470 I/O		0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K130VGI599-4	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	24.2 ns		No	3.6 V	CMOS		3.3		Grid Array, Interstitial Pitch			Registered	3 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 470 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P599		5.08 mm	62.484 mm	No						62.484 mm	470
EPF10K70GC503-3	Altera	Loadable PLD	Commercial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.5 ns	3744	No	5.25 V	CMOS	358	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 358 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No	3744 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e0	54.1 MHz	358	220 °C (428 °F)	57.4 mm	358
EPF10K50GI403-3	Altera	Loadable PLD	Industrial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	17.2 ns		No	5.25 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 310 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P403		5.026 mm	49.78 mm	No						49.78 mm	310
EPF10K250AGI599-1	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	15 ns		No	3.6 V	CMOS		3.3		Grid Array, Interstitial Pitch			Registered	3 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 470 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P599		5.08 mm	62.484 mm	No						62.484 mm	470
EPF10K50GM403-4	Altera	Loadable PLD	Military	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	23.8 ns		No	5.5 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.5 V	2.54 mm	125 °C (257 °F)	4 Dedicated Inputs, 310 I/O	4	-55 °C (-67 °F)		Perpendicular	S-CPGA-P403		3.916 mm	49.78 mm	No	2880 Logic elements Configurable I/O operation with 3.3 V or 5 V		60.6 MHz			49.78 mm	310
EPF10K250AGC599-1	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.5 ns	12160	No	3.6 V	CMOS	470	3.3	2.5/3.3,3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	12160 Logic Elements; 1520 Labs	e0	80 MHz	470	220 °C (428 °F)	62.484 mm	470
EPF10K30GC403-5	Altera	Loadable PLD	Commercial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	27 ns		No	5.25 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 248 I/O	4	0 °C (32 °F)		Perpendicular	S-CPGA-P403		3.916 mm	49.78 mm	No	1728 Logic elements Configurable I/O operation with 3.3 V or 5 V		53.76 MHz			49.78 mm	248
EPF8050MGC560-3	Altera	Loadable PLD	Commercial	Pin/Peg	560	IPGA	Square	Ceramic, Metal-Sealed Cofired		4032	No	5.25 V	CMOS	360	5	5 V	Grid Array, Interstitial Pitch	PGA560,43X43,50	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	0 Dedicated Inputs, 360 I/O	0	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P560	1	15.75 mm	60.07 mm	No	4 EPF81188 devices with Field programmable Interconnect; 4656 Flip Flops; 4032 Logic elements	e0		360	220 °C (428 °F)	60.07 mm	360
EPF10K70GC503-4	Altera	Loadable PLD	Commercial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.7 ns	3744	No	5.25 V	CMOS	358	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 358 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No	3744 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e0	49 MHz	358	220 °C (428 °F)	57.4 mm	358
EPF10K200SGI599-3	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	16 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	85 °C (185 °F)	470 I/O		-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K100GC503-3DX	Altera	Loadable PLD	Commercial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.5 ns	4992	No	5.25 V	CMOS	406	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 406 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No		e0		406	220 °C (428 °F)	57.4 mm	406
EPF10K30GM403-4	Altera	Loadable PLD	Military	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	23.8 ns		No	5.5 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.5 V	2.54 mm	125 °C (257 °F)	4 Dedicated Inputs, 248 I/O	4	-55 °C (-67 °F)		Perpendicular	S-CPGA-P403		3.916 mm	49.78 mm	No	1728 Logic elements Configurable I/O operation with 3.3 V or 5 V		60.6 MHz			49.78 mm	248
EPF10K250AGC599-3	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.7 ns	12160	No	3.6 V	CMOS	470	3.3	2.5/3.3,3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	12160 Logic Elements; 1520 Labs	e0	80 MHz	470	220 °C (428 °F)	62.484 mm	470
EPF10K130VGC599-4	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.9 ns	832	No	3.6 V	CMOS	470	3.3	3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		466	220 °C (428 °F)	62.484 mm	470
EP20K400PC655	Altera	Loadable PLD	Other	Pin/Peg	655	IPGA	Square	Ceramic, Metal-Sealed Cofired			No	2.625 V			2.5		Grid Array, Interstitial Pitch			Macrocell	2.375 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 502 I/O	4	0 °C (32 °F)		Perpendicular	S-CPGA-P655		4.08 mm	62.484 mm	No					220 °C (428 °F)	62.484 mm	502
EPF10K200EGI599-1	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	10 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	85 °C (185 °F)	470 I/O		-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K130VGI599-2	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	15 ns		No	3.6 V	CMOS		3.3		Grid Array, Interstitial Pitch			Registered	3 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 470 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P599		5.08 mm	62.484 mm	No						62.484 mm	470
EPF10K50GC403-3	Altera	Loadable PLD	Commercial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.6 ns	2880	No	5.25 V	CMOS	310	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA403M,37X37	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 310 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P403	1	5.026 mm	49.78 mm	No	2880 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e0	66.67 MHz	310	220 °C (428 °F)	49.78 mm	310
EPF10K200SGI599-1	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	9 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	85 °C (185 °F)	470 I/O		-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K200SGI599-2	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	12 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	85 °C (185 °F)	470 I/O		-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K250AGI599-3	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	20 ns		No	3.6 V	CMOS		3.3		Grid Array, Interstitial Pitch			Registered	3 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 470 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P599		5.08 mm	62.484 mm	No						62.484 mm	470
EPF10K30GI403-5	Altera	Loadable PLD	Industrial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	27 ns		No	5.5 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.5 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 248 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P403		3.916 mm	49.78 mm	No	1728 Logic elements Configurable I/O operation with 3.3 V or 5 V		53.76 MHz			49.78 mm	248
EPF10K50GI403-4	Altera	Loadable PLD	Industrial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	21.1 ns	2880	No	5.25 V	CMOS	310	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA403M,37X37	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 310 I/O	4	-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P403	1	5.026 mm	49.78 mm	No	2880 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e0	62.89 MHz	310	220 °C (428 °F)	49.78 mm	310
EP20K400GI655-3	Altera	Loadable PLD		Pin/Peg	655	IPGA	Square	Ceramic, Metal-Sealed Cofired		16640	No	2.625 V	CMOS	496	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA655,47X47	Field Programmable Gate Arrays	Macrocell	2.375 V	2.54 mm		4 Dedicated Inputs, 502 I/O	4		Tin Lead	Perpendicular	S-CPGA-P655	1	4.08 mm	62.484 mm	No		e0		496	220 °C (428 °F)	62.484 mm	502
EP20K400GI655-2	Altera	Loadable PLD		Pin/Peg	655	IPGA	Square	Ceramic, Metal-Sealed Cofired		16640	No	2.625 V	CMOS	496	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA655,47X47	Field Programmable Gate Arrays	Macrocell	2.375 V	2.54 mm		4 Dedicated Inputs, 502 I/O	4		Tin Lead	Perpendicular	S-CPGA-P655	1	4.08 mm	62.484 mm	No		e0		496	220 °C (428 °F)	62.484 mm	502
EPF10K50GI403-5	Altera	Loadable PLD	Industrial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	27 ns	2880	No	5.5 V	CMOS	310	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA403M,37X37	Field Programmable Gate Arrays	Registered	4.5 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 310 I/O	4	-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P403	1	3.916 mm	49.78 mm	No	2880 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e0	57.8 MHz	310	220 °C (428 °F)	49.78 mm	310
EPF10K130VGI599-3	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	19.1 ns		No	3.6 V	CMOS		3.3		Grid Array, Interstitial Pitch			Registered	3 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 470 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P599		5.08 mm	62.484 mm	No						62.484 mm	470
EPF10K130VGC599-2	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.5 ns	832	No	3.6 V	CMOS	470	3.3	3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		466	220 °C (428 °F)	62.484 mm	470
EPF10K130VGC599-3	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.7 ns	832	No	3.6 V	CMOS	470	3.3	3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		466	220 °C (428 °F)	62.484 mm	470
EPF10K100GC503-3	Altera	Loadable PLD	Commercial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.5 ns	4992	No	5.25 V	CMOS	406	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 406 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No	4992 Logic elements Configurable I/O operation with 3.3 V or 5 V	e0	54.1 MHz	406	220 °C (428 °F)	57.4 mm	406
EPF10K200SGC599-2	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	12 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	70 °C (158 °F)	470 I/O		0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K30GI403-4	Altera	Loadable PLD	Industrial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	23.8 ns		No	5.5 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.5 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 248 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P403		3.916 mm	49.78 mm	No	1728 Logic elements Configurable I/O operation with 3.3 V or 5 V		60.6 MHz			49.78 mm	248
EPF10K200SGC599-3	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	16 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	70 °C (158 °F)	470 I/O		0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K30GC403-4	Altera	Loadable PLD	Commercial	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	23.8 ns		No	5.25 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 248 I/O	4	0 °C (32 °F)		Perpendicular	S-CPGA-P403		3.916 mm	49.78 mm	No	1728 Logic elements Configurable I/O operation with 3.3 V or 5 V		60.6 MHz			49.78 mm	248
EPF10K100GI503-4	Altera	Loadable PLD	Industrial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	24.2 ns	4992	No	5.25 V	CMOS	406	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 406 I/O	4	-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No	4992 Logic elements Configurable I/O operation with 3.3 V or 5 V	e0	49 MHz	406	220 °C (428 °F)	57.4 mm	406
EP20K400GI655-1	Altera	Loadable PLD		Pin/Peg	655	IPGA	Square	Ceramic, Metal-Sealed Cofired		16640	No	2.625 V	CMOS	496	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA655,47X47	Field Programmable Gate Arrays	Macrocell	2.375 V	2.54 mm		4 Dedicated Inputs, 502 I/O	4		Tin Lead	Perpendicular	S-CPGA-P655	1	4.08 mm	62.484 mm	No		e0		496	220 °C (428 °F)	62.484 mm	502
EPF10K100GI503-3	Altera	Loadable PLD	Industrial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	19.1 ns		No	5.25 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 406 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P503		5.077 mm	57.4 mm	No						57.4 mm	406
EPF10K250AGI599-2	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	17 ns		No	3.6 V	CMOS		3.3		Grid Array, Interstitial Pitch			Registered	3 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 470 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P599		5.08 mm	62.484 mm	No						62.484 mm	470
EPF10K30GM403-5	Altera	Loadable PLD	Military	Pin/Peg	403	IPGA	Square	Ceramic, Metal-Sealed Cofired	27 ns		No	5.5 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.5 V	2.54 mm	125 °C (257 °F)	4 Dedicated Inputs, 248 I/O	4	-55 °C (-67 °F)		Perpendicular	S-CPGA-P403		3.916 mm	49.78 mm	No	1728 Logic elements Configurable I/O operation with 3.3 V or 5 V		53.76 MHz			49.78 mm	248
EPF10K200EGI599-3	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	16 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	85 °C (185 °F)	470 I/O		-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K70GI503-3	Altera	Loadable PLD	Industrial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	19.1 ns		No	5.25 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 358 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P503		5.077 mm	57.4 mm	No						57.4 mm	358
EPF10K70GI503-2	Altera	Loadable PLD	Industrial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	17.2 ns		No	5.25 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 358 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P503		5.077 mm	57.4 mm	No						57.4 mm	358
EPF10K200EGI599-2	Altera	Loadable PLD	Industrial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	12 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	85 °C (185 °F)	470 I/O		-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No		e0		470	220 °C (428 °F)	62.484 mm	470
EPF10K100GI503-3DX	Altera	Loadable PLD	Industrial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	19.1 ns		No	5.25 V	CMOS		5		Grid Array, Interstitial Pitch			Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 406 I/O	4	-40 °C (-40 °F)		Perpendicular	S-CPGA-P503		5.077 mm	57.4 mm	No						57.4 mm	406
EPF10K70GI503-4	Altera	Loadable PLD	Industrial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	24.2 ns	3744	No	5.25 V	CMOS	358	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	85 °C (185 °F)	4 Dedicated Inputs, 358 I/O	4	-40 °C (-40 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No	3744 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e0	49 MHz	354	220 °C (428 °F)	57.4 mm	358

Programmable Logic Devices (PLD)

Programmable Logic Devices (PLDs) are digital circuits that are designed to be programmed by the user to perform specific logic functions. They consist of an array of configurable logic blocks (CLBs) that can be programmed to perform any digital function, as well as programmable interconnects that allow these blocks to be connected in any way the designer wishes. This makes PLDs highly versatile and customizable, and they are often used in applications where a high degree of flexibility and performance is required.

PLDs are programmed using specialized software tools that allow the designer to specify the logic functions and interconnects that are required for a particular application. This process is known as synthesis and involves translating the high-level design into a format that can be implemented on the PLD hardware. The resulting configuration data is then loaded onto the PLD, allowing it to perform the desired logic functions.

PLDs are used in a wide range of applications, including digital signal processing, computer networking, and high-performance computing. They offer a number of advantages over traditional fixed-function digital circuits, including the ability to be reprogrammed in the field, lower development costs, and faster time-to-market. However, they also have some disadvantages, including higher power consumption and lower performance compared to custom-designed digital circuits.