Part | RoHS | Manufacturer | Programmable IC Type | Grading Of Temperature | Form Of Terminal | No. of Terminals | Package Code | Package Shape | Package Body Material | Propagation Delay | No. of Logic Cells | Surface Mount | Maximum Supply Voltage | No. of Macro Cells | Technology Used | Screening Level | No. of Inputs | Architecture | Nominal Supply Voltage (V) | Packing Method | Power Supplies (V) | Package Style (Meter) | Package Equivalence Code | Sub-Category | In-System Programmable | Output Function | Minimum Supply Voltage | No. of Product Terms | Pitch Of Terminal | Maximum Operating Temperature | Organization | No. of Dedicated Inputs | Minimum Operating Temperature | Finishing Of Terminal Used | Position Of Terminal | JESD-30 Code | Moisture Sensitivity Level (MSL) | Maximum Seated Height | Width | Qualification | Additional Features | JESD-609 Code | Maximum Clock Frequency | Maximum Time At Peak Reflow Temperature (s) | No. of Outputs | Peak Reflow Temperature (C) | Length | JTAG Boundary Scan Test | No. of I/O Lines |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Altera |
UV PLD |
Commercial |
J Bend |
28 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
20 ns |
Yes |
5.25 V |
CMOS |
24 |
PAL-TYPE |
5 |
5 V |
Chip Carrier, Window |
LDCC28,.5SQ |
Programmable Logic Devices |
Macrocell |
4.75 V |
320 |
1.27 mm |
70 °C (158 °F) |
7 Dedicated Inputs, 16 I/O |
7 |
0 °C (32 °F) |
Tin Lead |
Quad |
S-CQCC-J28 |
4.57 mm |
11.43 mm |
No |
Macrocells interconnected by PIA; 1 LAB; 32 Macrocells; 1 External Clock; Shared Input/Clock |
e0 |
62.5 MHz |
16 |
220 °C (428 °F) |
11.43 mm |
16 |
||||||||||
Altera |
UV PLD |
Military |
J Bend |
28 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
25 ns |
Yes |
CMOS |
24 |
PAL-TYPE |
5 |
5 V |
Chip Carrier, Window |
LDCC28,.5SQ |
Programmable Logic Devices |
Macrocell |
320 |
1.27 mm |
125 °C (257 °F) |
7 Dedicated Inputs, 16 I/O |
7 |
-55 °C (-67 °F) |
Tin Lead |
Quad |
S-CQCC-J28 |
4.57 mm |
11.43 mm |
No |
Macrocells interconnected by PIA; 1 LAB; 32 Macrocells; 1 External Clock; Shared Input/Clock |
e0 |
50 MHz |
16 |
220 °C (428 °F) |
11.43 mm |
16 |
||||||||||||
Cypress Semiconductor |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
35 ns |
Yes |
5.5 V |
64 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
7 Dedicated Inputs, 28 I/O |
7 |
-40 °C (-40 °F) |
Tin Lead |
Quad |
S-CQCC-J44 |
4.57 mm |
16.51 mm |
No |
Labs interconnected by PIA; 4 Labs; 64 Macrocells; 1 External Clock; Shared Input/Clock |
e0 |
22.2 MHz |
16.51 mm |
No |
28 |
||||||||||||
Altera |
UV PLD |
Commercial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Glass-Sealed |
60 ns |
Yes |
5.25 V |
CMOS |
36 |
PAL-TYPE |
5 |
5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
Macrocell |
4.75 V |
240 |
1.27 mm |
70 °C (158 °F) |
12 Dedicated Inputs, 24 I/O |
12 |
0 °C (32 °F) |
Tin Lead |
Quad |
S-GQCC-J44 |
4.57 mm |
16.51 mm |
No |
24 Macrocells |
e0 |
20 MHz |
24 |
220 °C (428 °F) |
16.51 mm |
24 |
||||||||||
Cypress Semiconductor |
UV PLD |
Industrial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
60 ns |
Yes |
5.5 V |
128 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
7 Dedicated Inputs, 52 I/O |
7 |
-40 °C (-40 °F) |
Tin Lead |
Quad |
S-CQCC-J68 |
5.08 mm |
24.13 mm |
No |
Labs interconnected by PIA; 8 Labs; 128 Macrocells; 1 External Clock; Shared Input/Clock |
e0 |
27.7 MHz |
24.13 mm |
No |
52 |
||||||||||||
Altera |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
55 ns |
Yes |
5.5 V |
64 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
7 Dedicated Inputs, 28 I/O |
7 |
-40 °C (-40 °F) |
Tin Lead |
Quad |
S-CQCC-J44 |
4.57 mm |
16.51 mm |
No |
Labs interconnected by PIA; 4 Labs; 64 Macrocells; 1 External Clock; Shared Input/Clock |
e0 |
40 MHz |
220 °C (428 °F) |
16.51 mm |
No |
28 |
|||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
23 ns |
Yes |
5.5 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
10 Dedicated Inputs, 25 I/O |
10 |
-40 °C (-40 °F) |
Tin Lead |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
e0 |
71.4 MHz |
24.13 mm |
No |
25 |
|||||||||||
Texas Instruments |
OT PLD |
Commercial |
J Bend |
28 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
25 ns |
Yes |
5.25 V |
CMOS |
20 |
PAL-TYPE |
5 |
5 V |
Chip Carrier, Window |
FL(UNSPEC) |
Programmable Logic Devices |
Macrocell |
4.75 V |
160 |
1.27 mm |
70 °C (158 °F) |
4 Dedicated Inputs, 16 I/O |
4 |
0 °C (32 °F) |
Quad |
S-CQCC-J28 |
4.57 mm |
11.24 mm |
No |
50 MHz |
16 |
11.24 mm |
16 |
||||||||||||||
Texas Instruments |
OT PLD |
Military |
J Bend |
28 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
30 ns |
Yes |
5.5 V |
CMOS |
38535Q/M;38534H;883B |
20 |
PAL-TYPE |
5 |
5 V |
Chip Carrier, Window |
FL(UNSPEC) |
Programmable Logic Devices |
Macrocell |
4.5 V |
160 |
1.27 mm |
125 °C (257 °F) |
4 Dedicated Inputs, 16 I/O |
4 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J28 |
4.57 mm |
11.24 mm |
No |
40 MHz |
16 |
11.24 mm |
16 |
|||||||||||||
Texas Instruments |
OT PLD |
Industrial |
J Bend |
28 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
30 ns |
Yes |
5.5 V |
CMOS |
20 |
PAL-TYPE |
5 |
5 V |
Chip Carrier, Window |
FL(UNSPEC) |
Programmable Logic Devices |
Macrocell |
4.5 V |
160 |
1.27 mm |
85 °C (185 °F) |
4 Dedicated Inputs, 16 I/O |
4 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J28 |
4.57 mm |
11.24 mm |
No |
40 MHz |
16 |
11.24 mm |
16 |
||||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
45 ns |
Yes |
5.5 V |
108 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
108 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 198 Flip Flops |
35.7 MHz |
29.21 mm |
No |
37 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
12 ns |
Yes |
5.25 V |
36 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
2 Dedicated Inputs, 32 I/O |
2 |
0 °C (32 °F) |
Tin Lead |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; 36 Flip Flops |
e0 |
125 MHz |
16.51 mm |
No |
32 |
|||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
40 ns |
Yes |
5.5 V |
36 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
2 Dedicated Inputs, 30 I/O |
2 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J44 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks |
33 MHz |
16.51 mm |
No |
30 |
||||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
25 ns |
Yes |
5.25 V |
36 |
CMOS |
5 |
3/5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
2 Dedicated Inputs, 30 I/O |
2 |
0 °C (32 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
PAL Blocks interconnected by PIA; 36 Macrocells; Configurable I/O operation with 3.3 V or 5 V |
60 MHz |
16.51 mm |
No |
30 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
33 ns |
Yes |
5.25 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
0 °C (32 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
52.6 MHz |
29.21 mm |
No |
37 |
|||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
22 ns |
Yes |
5.5 V |
54 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
8 Dedicated Inputs, 42 I/O |
8 |
-40 °C (-40 °F) |
Tin Lead |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
54 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 108 Flip Flops |
e0 |
76.9 MHz |
24.13 mm |
No |
42 |
|||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
22 ns |
Yes |
5.25 V |
54 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
8 Dedicated Inputs, 25 I/O |
8 |
0 °C (32 °F) |
Tin Lead |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
54 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; 108 Flip Flops |
e0 |
76.9 MHz |
16.51 mm |
No |
25 |
|||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
33 ns |
Yes |
5.5 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
52.6 MHz |
29.21 mm |
No |
37 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
25 ns |
Yes |
5.25 V |
72 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
8 Dedicated Inputs, 38 I/O |
8 |
0 °C (32 °F) |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
PAL Blocks interconnected by PIA; 72 Macrocells |
55 MHz |
24.13 mm |
No |
38 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
18.5 ns |
Yes |
5.25 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
10 Dedicated Inputs, 25 I/O |
10 |
0 °C (32 °F) |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
95.2 MHz |
24.13 mm |
No |
25 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
28 ns |
Yes |
5.25 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
10 Dedicated Inputs, 25 I/O |
10 |
0 °C (32 °F) |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
62.5 MHz |
24.13 mm |
No |
25 |
|||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
Yes |
CMOS |
5 |
Chip Carrier, Window |
Macrocell |
1.27 mm |
125 °C (257 °F) |
2 Dedicated Inputs, 32 I/O |
2 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J44 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks |
16.51 mm |
32 |
||||||||||||||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
7.5 ns |
Yes |
36 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
1.27 mm |
85 °C (185 °F) |
2 Dedicated Inputs, 32 I/O |
2 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J44 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks |
16.51 mm |
No |
32 |
|||||||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
40 ns |
Yes |
5.5 V |
36 |
CMOS |
5 |
3/5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
2 Dedicated Inputs, 30 I/O |
2 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
PAL Blocks interconnected by PIA; 36 Macrocells; Configurable I/O operation with 3.3 V or 5 V |
33 MHz |
16.51 mm |
No |
30 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
16.5 ns |
Yes |
5.25 V |
54 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
8 Dedicated Inputs, 42 I/O |
8 |
0 °C (32 °F) |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
54 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 108 Flip Flops |
95.2 MHz |
24.13 mm |
No |
42 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
23 ns |
Yes |
5.25 V |
36 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
2 Dedicated Inputs, 32 I/O |
2 |
0 °C (32 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; 36 Flip Flops |
66.7 MHz |
16.51 mm |
No |
32 |
|||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
48 ns |
Yes |
5.5 V |
36 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
2 Dedicated Inputs, 30 I/O |
2 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J44 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks |
25 MHz |
16.51 mm |
No |
30 |
||||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
23 ns |
Yes |
5.25 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
10 Dedicated Inputs, 25 I/O |
10 |
0 °C (32 °F) |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
71.4 MHz |
24.13 mm |
No |
25 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
32 ns |
Yes |
5.25 V |
54 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
8 Dedicated Inputs, 42 I/O |
8 |
0 °C (32 °F) |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
54 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 108 Flip Flops |
55.6 MHz |
24.13 mm |
No |
42 |
|||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
32 ns |
Yes |
5.5 V |
72 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
12 Dedicated Inputs, 42 I/O |
12 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
PAL Blocks interconnected by PIA; 72 Macrocells |
50 MHz |
29.21 mm |
No |
42 |
|||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
28 ns |
Yes |
5.5 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J84 |
4.826 mm |
29.21 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks |
62.5 MHz |
29.21 mm |
No |
37 |
||||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
15 ns |
Yes |
5.5 V |
36 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
2 Dedicated Inputs, 32 I/O |
2 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; 36 Flip Flops |
100 MHz |
16.51 mm |
No |
32 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
28 ns |
Yes |
5.25 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
0 °C (32 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
62.5 MHz |
29.21 mm |
No |
37 |
|||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
32 ns |
Yes |
5.5 V |
54 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
8 Dedicated Inputs, 42 I/O |
8 |
-55 °C (-67 °F) |
Tin Lead |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
54 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 108 Flip Flops |
e0 |
55.6 MHz |
24.13 mm |
No |
42 |
|||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
32 ns |
Yes |
5.5 V |
CMOS |
5 |
Chip Carrier, Window |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
0 Dedicated Inputs, 42 I/O |
0 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J44 |
4.826 mm |
16.51 mm |
No |
Configurable I/O operation with 3.3 V or 5 V |
55.6 MHz |
16.51 mm |
42 |
||||||||||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
40 ns |
Yes |
5.25 V |
36 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
2 Dedicated Inputs, 30 I/O |
2 |
0 °C (32 °F) |
Quad |
S-CQCC-J44 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks |
33 MHz |
16.51 mm |
No |
30 |
||||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
23 ns |
Yes |
5.5 V |
36 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
2 Dedicated Inputs, 32 I/O |
2 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
36 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; 36 Flip Flops |
66.7 MHz |
16.51 mm |
No |
32 |
|||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
27 ns |
Yes |
5.5 V |
54 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
8 Dedicated Inputs, 25 I/O |
8 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
54 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; 108 Flip Flops |
66.7 MHz |
16.51 mm |
No |
25 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
18 ns |
Yes |
5.25 V |
108 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
0 °C (32 °F) |
Tin Lead |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
108 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 198 Flip Flops |
e0 |
83.3 MHz |
29.21 mm |
No |
37 |
|||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
18.5 ns |
Yes |
5.25 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
0 °C (32 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
95.2 MHz |
29.21 mm |
No |
37 |
|||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
33 ns |
Yes |
5.5 V |
72 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
72 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 126 Flip Flops |
52.6 MHz |
29.21 mm |
No |
37 |
|||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
68 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
25 ns |
Yes |
5.5 V |
72 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC68,1.0SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
8 Dedicated Inputs, 38 I/O |
8 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J68 |
1 |
4.826 mm |
24.13 mm |
No |
PAL Blocks interconnected by PIA; 72 Macrocells |
55 MHz |
24.13 mm |
No |
38 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
16.5 ns |
Yes |
5.25 V |
54 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
8 Dedicated Inputs, 25 I/O |
8 |
0 °C (32 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
54 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; 108 Flip Flops |
95.2 MHz |
16.51 mm |
No |
25 |
|||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
32 ns |
Yes |
5.5 V |
36 |
CMOS |
5 |
3/5 V |
Chip Carrier, Window |
LDCC44,.7SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
2 Dedicated Inputs, 30 I/O |
2 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J44 |
1 |
4.826 mm |
16.51 mm |
No |
PAL Blocks interconnected by PIA; 36 Macrocells; Configurable I/O operation with 3.3 V or 5 V |
40 MHz |
16.51 mm |
No |
30 |
|||||||||||||
Xilinx |
UV PLD |
Military |
J Bend |
44 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
23 ns |
Yes |
5.5 V |
CMOS |
5 |
Chip Carrier, Window |
Macrocell |
4.5 V |
1.27 mm |
125 °C (257 °F) |
0 Dedicated Inputs, 32 I/O |
0 |
-55 °C (-67 °F) |
Quad |
S-CQCC-J44 |
4.826 mm |
16.51 mm |
No |
Configurable I/O operation with 3.3 V or 5 V; 18 Output Macrocells |
41.67 MHz |
16.51 mm |
32 |
||||||||||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
40 ns |
Yes |
5.5 V |
72 |
CMOS |
5 |
5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
12 Dedicated Inputs, 42 I/O |
12 |
-40 °C (-40 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
PAL Blocks interconnected by PIA; 72 Macrocells |
40 MHz |
29.21 mm |
No |
42 |
|||||||||||||
Xilinx |
UV PLD |
Commercial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
45 ns |
Yes |
5.25 V |
108 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.75 V |
1.27 mm |
70 °C (158 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
0 °C (32 °F) |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
108 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 198 Flip Flops |
35.7 MHz |
29.21 mm |
No |
37 |
|||||||||||||
Xilinx |
UV PLD |
Industrial |
J Bend |
84 |
WQCCJ |
Square |
Ceramic, Metal-Sealed Cofired |
30 ns |
Yes |
5.5 V |
108 |
CMOS |
5 |
3.3/5,5 V |
Chip Carrier, Window |
LDCC84,1.2SQ |
Programmable Logic Devices |
No |
Macrocell |
4.5 V |
1.27 mm |
85 °C (185 °F) |
12 Dedicated Inputs, 37 I/O |
12 |
-40 °C (-40 °F) |
Tin Lead |
Quad |
S-CQCC-J84 |
1 |
4.826 mm |
29.21 mm |
No |
108 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 3 External Clocks; 198 Flip Flops |
e0 |
55.6 MHz |
29.21 mm |
No |
37 |
Programmable Logic Devices (PLDs) are digital circuits that are designed to be programmed by the user to perform specific logic functions. They consist of an array of configurable logic blocks (CLBs) that can be programmed to perform any digital function, as well as programmable interconnects that allow these blocks to be connected in any way the designer wishes. This makes PLDs highly versatile and customizable, and they are often used in applications where a high degree of flexibility and performance is required.
PLDs are programmed using specialized software tools that allow the designer to specify the logic functions and interconnects that are required for a particular application. This process is known as synthesis and involves translating the high-level design into a format that can be implemented on the PLD hardware. The resulting configuration data is then loaded onto the PLD, allowing it to perform the desired logic functions.
PLDs are used in a wide range of applications, including digital signal processing, computer networking, and high-performance computing. They offer a number of advantages over traditional fixed-function digital circuits, including the ability to be reprogrammed in the field, lower development costs, and faster time-to-market. However, they also have some disadvantages, including higher power consumption and lower performance compared to custom-designed digital circuits.