Flat Field Programmable Gate Arrays (FPGA) 542

Reset All
Part RoHS Manufacturer Programmable IC Type Grading Of Temperature Form Of Terminal No. of Terminals Package Code Package Shape Total Dose (V) Package Body Material No. of Logic Cells Surface Mount Maximum Supply Voltage No. of CLBs Technology Used Screening Level No. of Inputs No. of Equivalent Gates Nominal Supply Voltage (V) Packing Method Power Supplies (V) Package Style (Meter) Package Equivalence Code Sub-Category Minimum Supply Voltage Pitch Of Terminal Maximum Operating Temperature Maximum Combinatorial Delay of a CLB Organization Minimum Operating Temperature Finishing Of Terminal Used Position Of Terminal JESD-30 Code Moisture Sensitivity Level (MSL) Maximum Seated Height Width Qualification Additional Features JESD-609 Code Maximum Clock Frequency Maximum Time At Peak Reflow Temperature (s) No. of Outputs Peak Reflow Temperature (C) Length

XC3042-70CB100MSPC0107

Xilinx

FPGA

Military

Flat

100

GQFF

Square

Ceramic, Metal-Sealed Cofired

Yes

144

CMOS

2000

5

Flatpack, Guard Ring

.65 mm

125 °C (257 °F)

9 ns

144 CLBS, 2000 Gates

-55 °C (-67 °F)

Quad

S-CQFP-F100

2.921 mm

19.05 mm

No

480 flip-flops; typical gates = 2000-3000

70 MHz

19.05 mm

XC3042-100CB100BSPC0107

Xilinx

FPGA

Military

Flat

100

GQFF

Square

Ceramic, Metal-Sealed Cofired

Yes

144

CMOS

2000

5

Flatpack, Guard Ring

.65 mm

125 °C (257 °F)

7 ns

144 CLBS, 2000 Gates

-55 °C (-67 °F)

Tin Lead

Quad

S-CQFP-F100

2.921 mm

19.05 mm

No

480 flip-flops; typical gates = 2000-3000

e0

100 MHz

19.05 mm

5962-9230503MYC

Xilinx

FPGA

Military

Flat

196

GQFF

Square

Ceramic, Metal-Sealed Cofired

950

Yes

CMOS

MIL-STD-883

160

5

5 V

Flatpack, Guard Ring

TPAK196,2.5SQ,25

Field Programmable Gate Arrays

.65 mm

125 °C (257 °F)

-55 °C (-67 °F)

Gold

Quad

S-CQFP-F196

3.302 mm

28.702 mm

No

e4

77 MHz

160

28.702 mm

XC3020-50CQ100CSPC0107

Xilinx

FPGA

Commercial

Flat

100

QFF

Square

Ceramic, Metal-Sealed Cofired

Yes

5.25 V

64

CMOS

2000

5

Flatpack

4.75 V

.635 mm

70 °C (158 °F)

64 CLBS, 2000 Gates

0 °C (32 °F)

Tin Lead

Quad

S-CQFP-F100

3.683 mm

17.272 mm

No

MAX 64 I/OS; 256 flip-flops; power-down supplier current = 1 µA @ VCC = 3.2 V & T = 25°C

e0

50 MHz

17.272 mm

5962R9957301QZC

Xilinx

FPGA

Military

Flat

228

GQFF

Square

100k Rad(Si)

Ceramic, Metal-Sealed Cofired

15552

Yes

2.625 V

3456

CMOS

MIL-PRF-38535 Class Q

162

661111

2.5

1.2/3.6,2.5 V

Flatpack, Guard Ring

TPAK228,2.5SQ,25

Field Programmable Gate Arrays

2.375 V

.635 mm

125 °C (257 °F)

0.8 ns

661111 Gates

-55 °C (-67 °F)

Gold

Quad

S-CQFP-F228

3.0226 mm

39.37 mm

Yes

e4

162

39.37 mm

XC3142-5CB100B

Xilinx

FPGA

Military

Flat

100

GQFF

Square

Ceramic, Metal-Sealed Cofired

144

Yes

144

CMOS

38535Q/M;38534H;883B

82

3000

5

5 V

Flatpack, Guard Ring

TPAK100,2.6SQ,25

Field Programmable Gate Arrays

.65 mm

125 °C (257 °F)

4.1 ns

144 CLBS, 3000 Gates

-55 °C (-67 °F)

Quad

S-CQFP-F100

1

2.921 mm

19.05 mm

No

MAX 96 I/OS; 480 flip-flops; typical gates = 3000 - 3700

190 MHz

82

19.05 mm

XC3190A-4CB164B

Xilinx

FPGA

Military

Flat

164

GQFF

Square

Ceramic, Metal-Sealed Cofired

Yes

320

CMOS

MIL-STD-883 Class B

5000

5

Flatpack, Guard Ring

.65 mm

125 °C (257 °F)

3.3 ns

320 CLBS, 5000 Gates

-55 °C (-67 °F)

Tin Lead

Quad

S-CQFP-F164

3.302 mm

28.702 mm

No

e0

28.702 mm

5962-9561102MZX

Xilinx

FPGA

Military

Flat

164

GQFF

Square

Ceramic, Metal-Sealed Cofired

Yes

CMOS

MIL-STD-883

5

Flatpack, Guard Ring

.65 mm

125 °C (257 °F)

-55 °C (-67 °F)

Gold

Quad

S-CQFP-F164

3.302 mm

28.702 mm

No

e4

28.702 mm

XQ4062XL-3CB228M

Xilinx

FPGA

Military

Flat

228

GQFF

Square

Ceramic, Metal-Sealed Cofired

5472

Yes

3.6 V

2304

CMOS

MIL-PRF-38535

192

40000

3.3

3.3 V

Flatpack, Guard Ring

TPAK228,2.5SQ,25

Field Programmable Gate Arrays

3 V

.635 mm

125 °C (257 °F)

1.6 ns

2304 CLBS, 40000 Gates

-55 °C (-67 °F)

Tin Lead

Quad

S-CQFP-F228

1

3.302 mm

39.37 mm

No

Typical gates = 40000 to 130000

e0

166 MHz

192

39.37 mm

5962-9957501QZB

Xilinx

FPGA

Military

Flat

228

GQFF

Square

Ceramic, Metal-Sealed Cofired

Yes

3.6 V

3136

CMOS

MIL-PRF-38535 Class Q

55000

3.3

Flatpack, Guard Ring

3 V

.635 mm

125 °C (257 °F)

1.3 ns

3136 CLBS, 55000 Gates

-55 °C (-67 °F)

Tin Lead

Quad

S-CQFP-F228

3.302 mm

39.37 mm

No

e0

200 MHz

39.37 mm

XC3020-50CQ100C

Xilinx

FPGA

Commercial

Flat

100

QFF

Square

Ceramic, Metal-Sealed Cofired

64

Yes

5.25 V

64

CMOS

64

2000

5

5 V

Flatpack

QFL100,.7SQ,25

Field Programmable Gate Arrays

4.75 V

.635 mm

70 °C (158 °F)

64 CLBS, 2000 Gates

0 °C (32 °F)

Quad

S-CQFP-F100

1

3.683 mm

17.272 mm

No

MAX 64 I/OS; 256 flip-flops

50 MHz

64

17.272 mm

5962-9851001QYB

Xilinx

FPGA

Military

Flat

228

GQFF

Square

Ceramic, Metal-Sealed Cofired

Yes

3.6 V

1296

CMOS

MIL-PRF-38535 Class Q

22000

3.3

Flatpack, Guard Ring

3 V

.635 mm

125 °C (257 °F)

1.6 ns

1296 CLBS, 22000 Gates

-55 °C (-67 °F)

Tin Lead

Quad

S-CQFP-F228

3.302 mm

39.37 mm

No

Maximum usable gates 65000

e0

166 MHz

39.37 mm

XC3020-50CQ100M

Xilinx

FPGA

Military

Flat

100

QFF

Square

Ceramic, Metal-Sealed Cofired

64

Yes

5.5 V

64

CMOS

64

2000

5

5 V

Flatpack

QFL100,.7SQ,25

Field Programmable Gate Arrays

4.5 V

.635 mm

125 °C (257 °F)

64 CLBS, 2000 Gates

-55 °C (-67 °F)

Quad

S-CQFP-F100

1

3.683 mm

17.272 mm

No

MAX 64 I/OS; 256 flip-flops

50 MHz

64

17.272 mm

XQR4013XL-3CB228M

Xilinx

FPGA

Military

Flat

228

GQFF

Square

60k Rad(Si)

Ceramic, Metal-Sealed Cofired

1368

Yes

3.6 V

576

CMOS

192

10000

3.3

3.3 V

Flatpack, Guard Ring

TPAK228,2.5SQ,25

Field Programmable Gate Arrays

3 V

.635 mm

125 °C (257 °F)

1.6 ns

576 CLBS, 10000 Gates

-55 °C (-67 °F)

Tin Lead

Quad

S-CQFP-F228

1

3.302 mm

39.37 mm

No

Typical gates = 10000 to 30000

e0

166 MHz

192

39.37 mm

Field Programmable Gate Arrays (FPGA)

Field Programmable Gate Arrays (FPGAs) are digital integrated circuits that are programmable by the user to perform specific logic functions. They consist of a matrix of configurable logic blocks (CLBs) that can be programmed to perform any digital function, as well as programmable interconnects that allow these blocks to be connected in any way the designer wishes. This makes FPGAs highly versatile and customizable, and they are often used in applications where a high degree of flexibility and performance is required.

FPGAs are programmed using specialized software tools that allow the designer to specify the logic functions and interconnects that are required for a particular application. This process is known as synthesis and involves translating the high-level design into a format that can be implemented on the FPGA hardware. The resulting configuration data is then loaded onto the FPGA, allowing it to perform the desired logic functions.

FPGAs are used in a wide range of applications, including digital signal processing, computer networking, and high-performance computing. They offer a number of advantages over traditional fixed-function digital circuits, including the ability to be reprogrammed in the field, lower development costs, and faster time-to-market. However, they also have some disadvantages, including higher power consumption and lower performance compared to custom-designed digital circuits.