Military Programmable Logic Devices (PLD) 1,614

Reset All

Part	Manufacturer	Programmable IC Type	Grading Of Temperature	Form Of Terminal	No. of Terminals	Package Code	Package Shape	Package Body Material	Propagation Delay	Surface Mount	Maximum Supply Voltage	No. of Macro Cells	Technology Used	Screening Level	No. of Inputs	Architecture	Nominal Supply Voltage (V)	Power Supplies (V)	Package Style (Meter)	Package Equivalence Code	Sub-Category	In-System Programmable	Output Function	Minimum Supply Voltage	No. of Product Terms	Pitch Of Terminal	Maximum Operating Temperature	Organization	No. of Dedicated Inputs	Minimum Operating Temperature	Finishing Of Terminal Used	Position Of Terminal	JESD-30 Code	Moisture Sensitivity Level (MSL)	Maximum Seated Height	Width	Qualification	Additional Features	JESD-609 Code	Maximum Clock Frequency	No. of Outputs	Peak Reflow Temperature (C)	Length	JTAG Boundary Scan Test	No. of I/O Lines
EPF8452AQM160-3	Altera	Loadable PLD	Military	Gull Wing	160	QFP	Square	Plastic/Epoxy		Yes	5.5 V		CMOS				5		Flatpack				Registered	4.5 V		.65 mm	125 °C (257 °F)	4 Dedicated Inputs, 116 I/O	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G160		4.07 mm	28 mm	No	452 Flip Flops; 336 Logic Elements	e3				28 mm		116
EP610APM-12	Altera	OT PLD	Military	Through-Hole	24	DIP	Rectangular	Plastic/Epoxy	12 ns	No	5.5 V		CMOS				5		In-Line				Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	4 Dedicated Inputs, 16 I/O	4	-55 °C (-67 °F)		Dual	R-PDIP-T24		4.318 mm	7.62 mm	No	Macrocells Interconnected By Global Bus; 16 Macrocells; 2 External Clocks		83.3 MHz			31.6865 mm		16
5962-01-318-3782	Altera	EE PLD	Military	Through-Hole	20	DIP	Rectangular	Ceramic	45 ns	No			CMOS	38535Q/M;38534H;883B	18	PAL-TYPE	5	5 V	In-Line	DIP20,.3	Programmable Logic Devices		Macrocell		72	2.54 mm	125 °C (257 °F)			-55 °C (-67 °F)		Dual	R-XDIP-T20				No			30.3 MHz	8
EPM9400RM208-12	Altera	EE PLD	Military	Gull Wing	208	HFQFP	Square	Plastic/Epoxy	12 ns	Yes	5.5 V		CMOS				5		Flatpack, Heat Sink/Slug, Fine Pitch				Macrocell	4.5 V		.5 mm	125 °C (257 °F)	0 Dedicated Inputs, 139 I/O	0	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G208		4.1 mm	28 mm	No	400 Macrocells; 580 Flip Flops; Configurable I/O operation with 3.3 V or 5 V	e3	118 MHz			28 mm		139
EPF10K70GM504-4	Altera	Loadable PLD	Military	Pin/Peg	504	PGA	Square	Ceramic, Metal-Sealed Cofired	23.8 ns	No	5.5 V		CMOS				5		Grid Array				Registered	4.5 V			125 °C (257 °F)	4 Dedicated Inputs, 358 I/O	4	-55 °C (-67 °F)		Perpendicular	S-CPGA-P504				No	3744 Logic elements Configurable I/O operation with 3.3 V or 5 V		60.6 MHz					358
EP1210JM	Altera	UV PLD	Military	J Bend	44	WQCCJ	Square	Ceramic, Glass-Sealed	90 ns	Yes	5.5 V		CMOS		36	PAL-TYPE	5		Chip Carrier, Window	LDCC44,.7SQ	Programmable Logic Devices		Macrocell	4.5 V	236	1.27 mm	125 °C (257 °F)	12 Dedicated Inputs, 24 I/O	12	-55 °C (-67 °F)	Tin Lead	Quad	S-GQCC-J44		4.57 mm	16.51 mm	No	28 Macrocells	e0	17.5 MHz	24	220 °C (428 °F)	16.51 mm		24
EPM5192JM84	Altera	UV PLD	Military	J Bend	84	WQCCJ	Square	Ceramic, Metal-Sealed Cofired	55 ns	Yes	5.5 V		CMOS				5		Chip Carrier, Window				Macrocell	4.5 V		1.27 mm	125 °C (257 °F)	7 Dedicated Inputs, 64 I/O	7	-55 °C (-67 °F)		Quad	S-CQCC-J84		5.08 mm	29.21 mm	No	192 Macrocells; Shared Input/Clock; Shared Product Terms		33.3 MHz			29.21 mm		64
EPS448JM-20	Altera	UV PLD	Military	J Bend	28	WQCCJ	Square	Ceramic, Metal-Sealed Cofired		Yes	5.5 V		CMOS				5		Chip Carrier, Window				Registered	4.5 V		1.27 mm	125 °C (257 °F)	8 Dedicated Inputs, 0 I/O	8	-55 °C (-67 °F)	Tin Lead	Quad	S-CQCC-J28		4.826 mm	11.43 mm	No	Stand-Alone Microsequencer	e0	20 MHz		220 °C (428 °F)	11.43 mm		0
EPM7256ERM208-15	Altera	EE PLD	Military	Gull Wing	208	FQFP	Square	Plastic/Epoxy	15 ns	Yes	5.5 V	256	CMOS				5	3.3/5,5 V	Flatpack, Fine Pitch	HQFP208,1.2SQ,20	Programmable Logic Devices	No	Macrocell	4.5 V		.5 mm	125 °C (257 °F)	0 Dedicated Inputs, 160 I/O	0	-55 °C (-67 °F)	Tin Lead	Quad	S-PQFP-G208		4.07 mm	28 mm	No	256 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; Shared Input/Clock	e0	76.9 MHz		220 °C (428 °F)	28 mm	No	160
EPF10K70QM240-5	Altera	Loadable PLD	Military	Gull Wing	240	FQFP	Square	Plastic/Epoxy	27 ns	Yes	5.5 V		CMOS				5		Flatpack, Fine Pitch				Registered	4.5 V		.5 mm	125 °C (257 °F)	4 Dedicated Inputs	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G240		4.1 mm	32 mm	No	3744 Logic elements; Built-in JTAG boundry-scan test circuitry	e3	53.76 MHz			32 mm
EP1810JM883B-45	Altera	UV PLD	Military	J Bend	68	WQCCJ	Square	Ceramic, Metal-Sealed Cofired	50 ns	Yes	5.5 V		CMOS				5		Chip Carrier, Window				Macrocell	4.5 V		1.27 mm	125 °C (257 °F)	12 Dedicated Inputs, 48 I/O	12	-55 °C (-67 °F)		Quad	S-CQCC-J68		4.826 mm	24.13 mm	No	48 Macrocells; 4 External Clocks; Shared Input/Clock		22.2 MHz			24.13 mm		48
EPM5064LM	Altera	OT PLD	Military	J Bend	44	QCCJ	Square	Plastic/Epoxy	55 ns	Yes	5.5 V	64	CMOS				5	5 V	Chip Carrier	LDCC44,.7SQ	Programmable Logic Devices	No	Macrocell	4.5 V		1.27 mm	125 °C (257 °F)	7 Dedicated Inputs, 28 I/O	7	-55 °C (-67 °F)	Tin Lead	Quad	S-PQCC-J44		4.57 mm	16.5862 mm	No	Labs interconnected by PIA; 4 Labs; 64 Macrocells; 1 External Clock; Shared Input/Clock	e0	33.3 MHz		220 °C (428 °F)	16.5862 mm	No	28
5962-8946901YC	Altera	UV PLD	Military	Pin/Peg	68	WPGA	Square	Ceramic, Metal-Sealed Cofired	55 ns	No	5.5 V		CMOS				5		Grid Array, Window				Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	12 Dedicated Inputs, 48 I/O	12	-55 °C (-67 °F)	Gold	Perpendicular	S-CPGA-P68		3.81 mm	27.94 mm	No	Macrocells Interconnected By Global And/Or Local Bus; 48 Macrocells; 4 External Clocks	e4	22.2 MHz			27.94 mm		48
5962-8753906LA	Altera	UV PLD	Military	Through-Hole	24	WDIP	Rectangular	Ceramic, Glass-Sealed	10 ns	No	5.5 V		CMOS				5		In-Line, Window				Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	11 Dedicated Inputs, 10 I/O	11	-55 °C (-67 °F)	Tin Lead	Dual	R-GDIP-T24		5.08 mm	7.62 mm	No	10 Macrocells; 1 External Clock; Shared Input/Clock; Variable Product Terms	e0	83 MHz			32 mm		10
5962-01-365-2254	Altera		Military	Through-Hole	40	DIP	Rectangular	Ceramic	60 ns	No			CMOS		36	PAL-TYPE	5	5 V	In-Line	DIP40,.6	Programmable Logic Devices		Macrocell		240	2.54 mm	125 °C (257 °F)			-55 °C (-67 °F)		Dual	R-XDIP-T40				No			16.7 MHz	24
EPF81500RM304-3	Altera	Loadable PLD	Military	Gull Wing	304	FQFP	Square	Plastic/Epoxy		Yes	5.5 V		CMOS				5		Flatpack, Fine Pitch				Registered	4.5 V		.5 mm	125 °C (257 °F)	4 Dedicated Inputs, 204 I/O	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G304		4.5 mm	40 mm	No	1500 Flip Flops; 1296 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e3				40 mm		204
EPM5130QM-2	Altera	OT PLD	Military	Gull Wing	100	QFP	Rectangular	Plastic/Epoxy	45 ns	Yes	5.5 V		CMOS				5		Flatpack				Macrocell	4.5 V		.65 mm	125 °C (257 °F)	19 Dedicated Inputs, 64 I/O	19	-55 °C (-67 °F)	Matte Tin	Quad	R-PQFP-G100		3.65 mm	14 mm	No	Labs interconnected by PIA; 8 Labs; 128 Macrocells; 1 External Clock; Shared Input/Clock	e3	40 MHz			20 mm		64
EPM5130WM883B-2	Altera	UV PLD	Military	Gull Wing	100	WQFP	Rectangular	Ceramic, Metal-Sealed Cofired	45 ns	Yes	5.5 V	128	CMOS	38535Q/M;38534H;883B			5	5 V	Flatpack, Window	QFP100,.7X.9	Programmable Logic Devices	No	Macrocell	4.5 V		.65 mm	125 °C (257 °F)	19 Dedicated Inputs, 64 I/O	19	-55 °C (-67 °F)	Tin Lead	Quad	R-CQFP-G100		2.99 mm	14 mm	No	Labs interconnected by PIA; 8 Labs; 128 Macrocells; 1 External Clock; Shared Input/Clock	e0	40 MHz		220 °C (428 °F)	19.2 mm	No	64
EP610LM28-35	Altera	OT PLD	Military	J Bend	28	QCCJ	Square	Plastic/Epoxy	37 ns	Yes	5.5 V		CMOS				5		Chip Carrier				Macrocell	4.5 V		1.27 mm	125 °C (257 °F)	4 Dedicated Inputs, 16 I/O	4	-55 °C (-67 °F)		Quad	S-PQCC-J28		4.572 mm	11.5062 mm	No	16 Macrocells; 2 External Clocks		28.6 MHz			11.5062 mm		16
EPM9560RM304-20	Altera	EE PLD	Military	Gull Wing	304	HFQFP	Square	Plastic/Epoxy	20 ns	Yes	5.5 V		CMOS				5		Flatpack, Heat Sink/Slug, Fine Pitch				Macrocell	4.5 V		.5 mm	125 °C (257 °F)	0 Dedicated Inputs, 216 I/O	0	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G304		4.5 mm	40 mm	No	560 Macrocells; 772 Flip Flops; Configurable I/O operation with 3.3 V or 5 V	e3	95.2 MHz			40 mm		216
EPM5016SM-20	Altera		Military	Gull Wing	20	SOP	Rectangular	Plastic/Epoxy	20 ns	Yes			CMOS		16	PAL-TYPE	5	5 V	Small Outline	SOP20,.4	Programmable Logic Devices				160	1.27 mm	125 °C (257 °F)			-55 °C (-67 °F)	Tin Lead	Dual	R-PDSO-G20				No		e0		8	220 °C (428 °F)
EPF10K50QM304-4	Altera	Loadable PLD	Military	Gull Wing	304	QFP	Square	Plastic/Epoxy	23.8 ns	Yes	5.5 V		CMOS				5		Flatpack				Registered	4.5 V			125 °C (257 °F)	4 Dedicated Inputs, 249 I/O	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G304				No	2880 Logic elements; Built-in JTAG boundry-scan test circuitry	e3	60.6 MHz					249
5962-9314401MXX	Altera	UV PLD	Military	Gull Wing	100	QFP	Rectangular	Ceramic, Metal-Sealed Cofired	75 ns	Yes	5.5 V	128	CMOS	MIL-STD-883 Class B			5	5 V	Flatpack	QFP100,.7X.9	Programmable Logic Devices	No	Macrocell	4.5 V		.635 mm	125 °C (257 °F)	19 Dedicated Inputs, 63 I/O	19	-55 °C (-67 °F)	Matte Tin	Quad	R-CQFP-G100		3.35 mm	13.2 mm	No		e3	22.2 MHz		220 °C (428 °F)	19.2 mm	No	63
EP600JM883BX	Altera		Military	J Bend	28	QCCJ	Square	Ceramic	55 ns	Yes			CMOS	38535Q/M;38534H;883B	20	PAL-TYPE	5	5 V	Chip Carrier	LDCC28,.5SQ	Programmable Logic Devices		Macrocell		160	1.27 mm	125 °C (257 °F)			-55 °C (-67 °F)	Tin Lead	Quad	S-XQCC-J28				No		e0	18.2 MHz	16	220 °C (428 °F)
EP1810LM68-45	Altera	OT PLD	Military	J Bend	68	QCCJ	Square	Plastic/Epoxy	50 ns	Yes	5.5 V		CMOS				5		Chip Carrier				Macrocell	4.5 V		1.27 mm	125 °C (257 °F)	12 Dedicated Inputs, 48 I/O	12	-55 °C (-67 °F)		Quad	S-PQCC-J68		5.08 mm	24.2316 mm	No	48 Macrocells; Shared Input/Clock		22.2 MHz			24.2316 mm		48
5962-01-324-9618	Altera	UV PLD	Military	Pin/Peg	68	PGA	Square	Ceramic	75 ns	No		48	CMOS	38535Q/M;38534H;883B			5	5 V	Grid Array	PGA68,11X11	Programmable Logic Devices	No				2.54 mm	125 °C (257 °F)			-55 °C (-67 °F)		Perpendicular	S-XPGA-P68				No							No
EP320DM883B	Altera	UV PLD	Military	Through-Hole	20	WDIP	Rectangular	Ceramic, Glass-Sealed	45 ns	No	5.5 V		CMOS	38535Q/M;38534H;883B	18	PAL-TYPE	5	5 V	In-Line, Window	DIP20,.3	Programmable Logic Devices		Macrocell	4.5 V	72	2.54 mm	125 °C (257 °F)	9 Dedicated Inputs, 8 I/O	9	-55 °C (-67 °F)	Tin Lead	Dual	R-GDIP-T20		4.826 mm	7.62 mm	No	8 Macrocells; Shared Input/Clock	e0	30.3 MHz	8	220 °C (428 °F)	24.003 mm		8
5962-8854801QX	Altera	UV PLD	Military	Through-Hole	40	DIP	Rectangular		60 ns	No	5.5 V		CMOS	MIL-STD-883			5		In-Line				Macrocell	4.5 V			125 °C (257 °F)	12 Dedicated Inputs, 24 I/O	12	-55 °C (-67 °F)		Dual	R-XDIP-T40				No			14.3 MHz					24
EPM5192WM	Altera	UV PLD	Military	Gull Wing	100	WQFP	Rectangular	Ceramic, Metal-Sealed Cofired	55 ns	Yes	5.5 V	192	CMOS				5	5 V	Flatpack, Window	QFP100,.7X.9	Programmable Logic Devices	No	Macrocell	4.5 V		.65 mm	125 °C (257 °F)	7 Dedicated Inputs, 64 I/O	7	-55 °C (-67 °F)	Tin Lead	Quad	R-CQFP-G100		3.35 mm	13.2 mm	No	Labs interconnected by PIA; 12 Labs; 192 Macrocells; 1 External Clock; Shared Input/Clock	e0	33.3 MHz		220 °C (428 °F)	19.2 mm	No	64
EP610PM-35	Altera	OT PLD	Military	Through-Hole	24	DIP	Rectangular	Plastic/Epoxy	37 ns	No	5.5 V		CMOS				5		In-Line				Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	4 Dedicated Inputs, 16 I/O	4	-55 °C (-67 °F)		Dual	R-PDIP-T24		4.318 mm	7.62 mm	No	Macrocells Interconnected By Global Bus; 16 Macrocells; 2 External Clocks		28.6 MHz			31.6865 mm		16
EPM5130GM883B-2	Altera	UV PLD	Military	Pin/Peg	100	WPGA	Square	Ceramic, Metal-Sealed Cofired	45 ns	No	5.5 V	128	CMOS	38535Q/M;38534H;883B			5	5 V	Grid Array, Window	PGA100M,13X13	Programmable Logic Devices	No	Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	19 Dedicated Inputs, 64 I/O	19	-55 °C (-67 °F)	Tin Lead	Perpendicular	S-CPGA-P100		3.81 mm	33.528 mm	No	Labs interconnected by PIA; 8 Labs; 128 Macrocells; 1 External Clock; Shared Input/Clock	e0	40 MHz		220 °C (428 °F)	33.528 mm	No	64
5962-01-352-9446	Altera	EE PLD	Military	Through-Hole	20	DIP	Rectangular	Ceramic	45 ns	No			CMOS	38535Q/M;38534H;883B	18	PAL-TYPE	5	5 V	In-Line	DIP20,.3	Programmable Logic Devices		Macrocell		72	2.54 mm	125 °C (257 °F)			-55 °C (-67 °F)		Dual	R-XDIP-T20				No			30.3 MHz	8
EPF10K20QM208-4	Altera	Loadable PLD	Military	Gull Wing	208	FQFP	Square	Plastic/Epoxy	23.8 ns	Yes	5.5 V		CMOS				5		Flatpack, Fine Pitch				Registered	4.5 V		.5 mm	125 °C (257 °F)	4 Dedicated Inputs	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G208		4.1 mm	28 mm	No	1152 Logic elements Configurable I/O operation with 3.3 V or 5 V	e3	60.6 MHz			28 mm
5962-9463401MXC	Altera	Loadable PLD	Military	Pin/Peg	192	PGA	Square	Ceramic, Metal-Sealed Cofired		No	5.5 V		CMOS	MIL-STD-883			5		Grid Array				Registered	4.5 V		2.54 mm	125 °C (257 °F)	4 Dedicated Inputs, 148 I/O	4	-55 °C (-67 °F)	Gold	Perpendicular	S-CPGA-P192		5.43 mm	45.15 mm	No	820 Flip Flops; 672 Logic Elements; Configurable I/O Operation	e4			220 °C (428 °F)	45.15 mm		148
EPM9480RM208-15	Altera	EE PLD	Military	Gull Wing	208	HFQFP	Square	Plastic/Epoxy	15 ns	Yes	5.5 V		CMOS				5		Flatpack, Heat Sink/Slug, Fine Pitch				Macrocell	4.5 V		.5 mm	125 °C (257 °F)	0 Dedicated Inputs, 146 I/O	0	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G208		4.1 mm	28 mm	No	480 Macrocells; 676 Flip Flops; Configurable I/O operation with 3.3 V or 5 V	e3	118 MHz			28 mm		146
EPM5032JM883B	Altera	UV PLD	Military	J Bend	28	WQCCJ	Square	Ceramic, Metal-Sealed Cofired	25 ns	Yes			CMOS	38535Q/M;38534H;883B	24	PAL-TYPE	5	5 V	Chip Carrier, Window	LDCC28,.5SQ	Programmable Logic Devices		Macrocell		320	1.27 mm	125 °C (257 °F)	7 Dedicated Inputs, 16 I/O	7	-55 °C (-67 °F)	Tin Lead	Quad	S-CQCC-J28		4.57 mm	11.43 mm	No		e0	62.5 MHz	16	220 °C (428 °F)	11.43 mm		16
5962-01-341-5883	Altera		Military	Through-Hole	24	DIP	Rectangular	Ceramic		No			CMOS		20	PAL-TYPE	5	5 V	In-Line	DIP24,.3	Programmable Logic Devices		Macrocell		160	2.54 mm	125 °C (257 °F)			-55 °C (-67 °F)	Tin Lead	Dual	R-XDIP-T24	1			No		e0	18.2 MHz	16
EPF10K10QM240-4	Altera	Loadable PLD	Military	Gull Wing	240	FQFP	Square	Plastic/Epoxy	23.8 ns	Yes	5.5 V		CMOS				5		Flatpack, Fine Pitch				Registered	4.5 V		.5 mm	125 °C (257 °F)	4 Dedicated Inputs	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G240		4.1 mm	32 mm	No	576 Logic elements; Built-in JTAG boundry-scan test circuitry	e3	60.6 MHz			32 mm
EP610DM5962-35	Altera	UV PLD	Military	Through-Hole	24	WDIP	Rectangular	Ceramic, Glass-Sealed	37 ns	No	5.5 V		CMOS				5		In-Line, Window				Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	4 Dedicated Inputs, 16 I/O	4	-55 °C (-67 °F)		Dual	R-GDIP-T24		5.334 mm	7.62 mm	No	Macrocells Interconnected By Global Bus; 16 Macrocells; 2 External Clocks		28.6 MHz			31.75 mm		16
EPM5130G5962-2	Altera	UV PLD	Military	Pin/Peg	100	WPGA	Square	Ceramic, Metal-Sealed Cofired	45 ns	No	5.5 V		CMOS				5		Grid Array, Window				Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	19 Dedicated Inputs, 64 I/O	19	-55 °C (-67 °F)		Perpendicular	S-CPGA-P100		3.81 mm	33.528 mm	No	Labs interconnected by PIA; 8 Labs; 128 Macrocells; 1 External Clock; Shared Input/Clock		40 MHz			33.528 mm		64
EPM7256EW5962208-15	Altera	EE PLD	Military	Gull Wing	208	FQFP	Square	Ceramic, Metal-Sealed Cofired	15 ns	Yes	5.5 V		CMOS				5		Flatpack, Fine Pitch				Macrocell	4.5 V		.5 mm	125 °C (257 °F)	0 Dedicated Inputs, 160 I/O	0	-55 °C (-67 °F)	Matte Tin	Quad	S-CQFP-G208		3.82 mm	27.2 mm	No	256 Macrocells; Configurable I/O operation with 3.3 V or 5 V; 2 External Clocks; Shared Input/Clock	e3	76.9 MHz			27.2 mm		160
EPM5128AGM68-15	Altera	UV PLD	Military	Pin/Peg	68	WPGA	Square	Ceramic, Metal-Sealed Cofired	25 ns	No	5.5 V		CMOS				5		Grid Array, Window				Macrocell	4.5 V		2.54 mm	125 °C (257 °F)	7 Dedicated Inputs, 52 I/O	7	-55 °C (-67 °F)		Perpendicular	S-CPGA-P68		4.953 mm	27.94 mm	No	Labs interconnected by PIA; 8 Labs; 1 External Clock		83.3 MHz			27.94 mm		52
EPM5032SM	Altera		Military	Gull Wing	28	SOP	Rectangular	Plastic/Epoxy	25 ns	Yes			CMOS		24	PAL-TYPE	5	5 V	Small Outline	SOP28,.5	Programmable Logic Devices				320	1.27 mm	125 °C (257 °F)			-55 °C (-67 °F)	Tin Lead	Dual	R-PDSO-G28				No		e0	62.5 MHz	16	220 °C (428 °F)
5962-8946901XX	Altera	UV PLD	Military	J Bend	68	WQCCJ	Square	Ceramic, Metal-Sealed Cofired	50 ns	Yes	5.5 V		CMOS				5		Chip Carrier, Window				Macrocell	4.5 V			125 °C (257 °F)	12 Dedicated Inputs, 48 I/O	12	-55 °C (-67 °F)		Quad	S-CQCC-J68				No	48 Macrocells; 4 External Clocks; Shared Input/Clock		22.2 MHz					48
EPF10K70BM560-4	Altera	Loadable PLD	Military	Ball	560	BGA	Square	Plastic/Epoxy	23.8 ns	Yes	5.5 V		CMOS				5		Grid Array				Registered	4.5 V			125 °C (257 °F)	4 Dedicated Inputs	4	-55 °C (-67 °F)	Tin Silver Copper	Bottom	S-PBGA-B560				No	3744 Logic elements Configurable I/O operation with 3.3 V or 5 V	e1	60.6 MHz
EPM5128JM883B	Altera	UV PLD	Military	J Bend	68	WQCCJ	Square	Ceramic, Metal-Sealed Cofired	55 ns	Yes		128	CMOS	38535Q/M;38534H;883B			5	5 V	Chip Carrier, Window	LDCC68,1.0SQ	Programmable Logic Devices	No	Macrocell			1.27 mm	125 °C (257 °F)	7 Dedicated Inputs, 52 I/O	7	-55 °C (-67 °F)	Tin Lead	Quad	S-CQCC-J68		5.08 mm	24.13 mm	No	Labs interconnected by PIA; 8 Labs; 128 Macrocells; 1 External Clock; Shared Input/Clock	e0	33.3 MHz		220 °C (428 °F)	24.13 mm	No	52
EPF81500RM240-3	Altera	Loadable PLD	Military	Gull Wing	240	HFQFP	Square	Plastic/Epoxy		Yes	5.5 V		CMOS				5		Flatpack, Heat Sink/Slug, Fine Pitch				Registered	4.5 V		.5 mm	125 °C (257 °F)	4 Dedicated Inputs	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G240		4.1 mm	32 mm	No	1500 Flip Flops; 1296 Logic elements; Configurable I/O operation with 3.3 V or 5 V	e3				32 mm
EPF10K50QM304-5	Altera	Loadable PLD	Military	Gull Wing	304	QFP	Square	Plastic/Epoxy	27 ns	Yes	5.5 V		CMOS				5		Flatpack				Registered	4.5 V			125 °C (257 °F)	4 Dedicated Inputs, 249 I/O	4	-55 °C (-67 °F)	Matte Tin	Quad	S-PQFP-G304				No	2880 Logic elements; Built-in JTAG boundry-scan test circuitry	e3	53.76 MHz					249

Programmable Logic Devices (PLD)

Programmable Logic Devices (PLDs) are digital circuits that are designed to be programmed by the user to perform specific logic functions. They consist of an array of configurable logic blocks (CLBs) that can be programmed to perform any digital function, as well as programmable interconnects that allow these blocks to be connected in any way the designer wishes. This makes PLDs highly versatile and customizable, and they are often used in applications where a high degree of flexibility and performance is required.

PLDs are programmed using specialized software tools that allow the designer to specify the logic functions and interconnects that are required for a particular application. This process is known as synthesis and involves translating the high-level design into a format that can be implemented on the PLD hardware. The resulting configuration data is then loaded onto the PLD, allowing it to perform the desired logic functions.

PLDs are used in a wide range of applications, including digital signal processing, computer networking, and high-performance computing. They offer a number of advantages over traditional fixed-function digital circuits, including the ability to be reprogrammed in the field, lower development costs, and faster time-to-market. However, they also have some disadvantages, including higher power consumption and lower performance compared to custom-designed digital circuits.